CN104813293B - 使用动态分配的脏掩码空间的存储器管理 - Google Patents

使用动态分配的脏掩码空间的存储器管理 Download PDF

Info

Publication number
CN104813293B
CN104813293B CN201380061576.2A CN201380061576A CN104813293B CN 104813293 B CN104813293 B CN 104813293B CN 201380061576 A CN201380061576 A CN 201380061576A CN 104813293 B CN104813293 B CN 104813293B
Authority
CN
China
Prior art keywords
dirty
cache line
cache
mask
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201380061576.2A
Other languages
English (en)
Chinese (zh)
Other versions
CN104813293A (zh
Inventor
梁坚
于春
徐飞
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN104813293A publication Critical patent/CN104813293A/zh
Application granted granted Critical
Publication of CN104813293B publication Critical patent/CN104813293B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0891—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using clearing, invalidating or resetting means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877—Cache access modes
    • G06F12/0886—Variable-length word access
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0895—Caches characterised by their organisation or structure of parts of caches, e.g. directory or tag array
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/60—Details of cache memory
    • G06F2212/604—Details relating to cache allocation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CN201380061576.2A 2012-11-28 2013-10-28 使用动态分配的脏掩码空间的存储器管理 Active CN104813293B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/687,761 2012-11-28
US13/687,761 US9342461B2 (en) 2012-11-28 2012-11-28 Cache memory system and method using dynamically allocated dirty mask space
PCT/US2013/067111 WO2014085002A1 (en) 2012-11-28 2013-10-28 Memory management using dynamically allocated dirty mask space

Publications (2)

Publication Number Publication Date
CN104813293A CN104813293A (zh) 2015-07-29
CN104813293B true CN104813293B (zh) 2017-10-31

Family

ID=49551817

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201380061576.2A Active CN104813293B (zh) 2012-11-28 2013-10-28 使用动态分配的脏掩码空间的存储器管理

Country Status (6)

Country Link
US (1) US9342461B2 (enExample)
EP (1) EP2926257B1 (enExample)
JP (1) JP6009688B2 (enExample)
KR (1) KR101662969B1 (enExample)
CN (1) CN104813293B (enExample)
WO (1) WO2014085002A1 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160026579A1 (en) * 2014-07-22 2016-01-28 Lsi Corporation Storage Controller and Method for Managing Metadata Operations in a Cache
KR102362239B1 (ko) 2015-12-30 2022-02-14 삼성전자주식회사 디램 캐시를 포함하는 메모리 시스템 및 그것의 캐시 관리 방법
US10585798B2 (en) * 2017-11-27 2020-03-10 Intel Corporation Tracking cache line consumption
US10705590B2 (en) * 2017-11-28 2020-07-07 Google Llc Power-conserving cache memory usage
US11099987B2 (en) * 2019-11-27 2021-08-24 Micron Technology, Inc. Bit masking valid sectors for write-back coalescing
US11630781B2 (en) * 2020-06-23 2023-04-18 Micron Technology, Inc. Cache metadata management
KR102806354B1 (ko) * 2020-08-31 2025-05-13 삼성전자주식회사 전자 장치, 시스템-온-칩, 및 그것의 동작 방법
JP7350699B2 (ja) * 2020-09-11 2023-09-26 株式会社東芝 ライトバックキャッシュ装置
CN112835532A (zh) * 2021-02-25 2021-05-25 上海壁仞智能科技有限公司 用于缓存控制的方法以及计算装置
KR102351237B1 (ko) 2021-04-29 2022-01-13 삼성전자주식회사 메모리 저장 장치 및 통신 시스템
US11681631B2 (en) 2021-06-25 2023-06-20 Microsoft Technology Licensing, Llc Write-behind optimization of covering cache

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1612113A (zh) * 2003-10-14 2005-05-04 国际商业机器公司 节能高速缓存及其运行方法
CN1797326A (zh) * 2004-12-21 2006-07-05 三菱电机株式会社 控制电路以及控制方法
CN102160040A (zh) * 2008-09-17 2011-08-17 松下电器产业株式会社 高速缓存存储器、存储器系统、数据复制方法及数据改写方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5155824A (en) * 1989-05-15 1992-10-13 Motorola, Inc. System for transferring selected data words between main memory and cache with multiple data words and multiple dirty bits for each address
US5802572A (en) * 1996-03-15 1998-09-01 International Business Machines Corporation Write-back cache having sub-line size coherency granularity and method for maintaining coherency within a write-back cache
JP3204295B2 (ja) * 1997-03-31 2001-09-04 日本電気株式会社 キャッシュメモリシステム
US6205521B1 (en) 1997-11-03 2001-03-20 Compaq Computer Corporation Inclusion map for accelerated cache flush
JP4434534B2 (ja) * 2001-09-27 2010-03-17 株式会社東芝 プロセッサ・システム
US7203798B2 (en) 2003-03-20 2007-04-10 Matsushita Electric Industrial Co., Ltd. Data memory cache unit and data memory cache system
KR100826757B1 (ko) 2003-11-18 2008-04-30 마쯔시다덴기산교 가부시키가이샤 캐시 메모리 및 그 제어 방법
WO2005066796A1 (ja) 2003-12-22 2005-07-21 Matsushita Electric Industrial Co., Ltd. キャッシュメモリ及びその制御方法
US20060143397A1 (en) 2004-12-29 2006-06-29 O'bleness R F Dirty line hint array for cache flushing
US7380070B2 (en) 2005-02-17 2008-05-27 Texas Instruments Incorporated Organization of dirty bits for a write-back cache
US20060274070A1 (en) 2005-04-19 2006-12-07 Herman Daniel L Techniques and workflows for computer graphics animation system
US8180968B2 (en) * 2007-03-28 2012-05-15 Oracle America, Inc. Reduction of cache flush time using a dirty line limiter
US7917699B2 (en) 2007-12-21 2011-03-29 Mips Technologies, Inc. Apparatus and method for controlling the exclusivity mode of a level-two cache
JP2011248389A (ja) * 2008-09-09 2011-12-08 Panasonic Corp キャッシュメモリ、キャッシュメモリシステム
WO2010055494A1 (en) 2008-11-17 2010-05-20 Nxp B.V. A cache management policy and corresponding device
JP2012203560A (ja) 2011-03-24 2012-10-22 Toshiba Corp キャッシュメモリおよびキャッシュシステム

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1612113A (zh) * 2003-10-14 2005-05-04 国际商业机器公司 节能高速缓存及其运行方法
CN1797326A (zh) * 2004-12-21 2006-07-05 三菱电机株式会社 控制电路以及控制方法
CN102160040A (zh) * 2008-09-17 2011-08-17 松下电器产业株式会社 高速缓存存储器、存储器系统、数据复制方法及数据改写方法

Also Published As

Publication number Publication date
WO2014085002A1 (en) 2014-06-05
US9342461B2 (en) 2016-05-17
EP2926257B1 (en) 2019-06-26
JP2015535631A (ja) 2015-12-14
JP6009688B2 (ja) 2016-10-19
CN104813293A (zh) 2015-07-29
KR101662969B1 (ko) 2016-10-05
EP2926257A1 (en) 2015-10-07
US20140149685A1 (en) 2014-05-29
KR20150091101A (ko) 2015-08-07

Similar Documents

Publication Publication Date Title
CN104813293B (zh) 使用动态分配的脏掩码空间的存储器管理
US9075730B2 (en) Mechanisms to bound the presence of cache blocks with specific properties in caches
US9218286B2 (en) System cache with partial write valid states
JP6505132B2 (ja) メモリ容量圧縮を利用するメモリコントローラならびに関連するプロセッサベースのシステムおよび方法
KR102805147B1 (ko) 저장 서브시스템을 위한 연관적 및 원자적 라이트-백 캐싱 시스템 및 방법
US6339813B1 (en) Memory system for permitting simultaneous processor access to a cache line and sub-cache line sectors fill and writeback to a system memory
TWI522802B (zh) 確保微處理器之快取記憶體層級之資料一致性的裝置與方法
US7552288B2 (en) Selectively inclusive cache architecture
US8914570B2 (en) Selective write-once-memory encoding in a flash based disk cache memory
US20080168236A1 (en) Performance of a cache by detecting cache lines that have been reused
JP2017516234A (ja) 次の読取りアドレスプリフェッチングによるメモリ容量圧縮および／またはメモリ帯域幅圧縮を利用するメモリコントローラ、ならびに関連するプロセッサベースシステムおよび方法
US7809889B2 (en) High performance multilevel cache hierarchy
US10185619B2 (en) Handling of error prone cache line slots of memory side cache of multi-level system memory
US20110320720A1 (en) Cache Line Replacement In A Symmetric Multiprocessing Computer
US20170177482A1 (en) Computing system having multi-level system memory capable of operating in a single level system memory mode
US9043570B2 (en) System cache with quota-based control
CN104572494B (zh) 存储系统及标记存储器
JP4447580B2 (ja) 分散共有メモリマルチプロセッサシステムのための分割疎ディレクトリ
CN114830101A (zh) 基于访问类型优先级的高速缓存管理
US7325102B1 (en) Mechanism and method for cache snoop filtering
US9996478B1 (en) No allocate cache policy
US11526449B2 (en) Limited propagation of unnecessary memory updates
US10725675B2 (en) Management apparatus, information processing apparatus, management method, and computer program product
US10853267B2 (en) Adaptive method for selecting a cache line replacement algorithm in a direct-mapped cache

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant