JP5977996B2 - サイドチャンネル攻撃に対する抵抗力のあるモジュラー累乗法及び装置 - Google Patents

サイドチャンネル攻撃に対する抵抗力のあるモジュラー累乗法及び装置 Download PDF

Info

Publication number
JP5977996B2
JP5977996B2 JP2012107478A JP2012107478A JP5977996B2 JP 5977996 B2 JP5977996 B2 JP 5977996B2 JP 2012107478 A JP2012107478 A JP 2012107478A JP 2012107478 A JP2012107478 A JP 2012107478A JP 5977996 B2 JP5977996 B2 JP 5977996B2
Authority
JP
Japan
Prior art keywords
modulus
modular
operands
values
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2012107478A
Other languages
English (en)
Japanese (ja)
Other versions
JP2012239171A (ja
JP2012239171A5 (enExample
Inventor
ジョイエ マルク
ジョイエ マルク
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thomson Licensing SAS
Original Assignee
Thomson Licensing SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Licensing SAS filed Critical Thomson Licensing SAS
Publication of JP2012239171A publication Critical patent/JP2012239171A/ja
Publication of JP2012239171A5 publication Critical patent/JP2012239171A5/ja
Application granted granted Critical
Publication of JP5977996B2 publication Critical patent/JP5977996B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/722—Modular multiplication
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/723—Modular exponentiation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/724—Finite field arithmetic
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
    • G06F2207/7219—Countermeasures against side channel or fault attacks
    • G06F2207/7261—Uniform execution, e.g. avoiding jumps, or using formulae with the same power profile

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Storage Device Security (AREA)
  • Error Detection And Correction (AREA)
JP2012107478A 2011-05-11 2012-05-09 サイドチャンネル攻撃に対する抵抗力のあるモジュラー累乗法及び装置 Expired - Fee Related JP5977996B2 (ja)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
EP11305568.5 2011-05-11
EP11305568 2011-05-11
EP11176404A EP2523096A1 (en) 2011-05-11 2011-08-03 Modular exponentiation and device resistant against side-channel attacks
EP11176404.9 2011-08-03

Publications (3)

Publication Number Publication Date
JP2012239171A JP2012239171A (ja) 2012-12-06
JP2012239171A5 JP2012239171A5 (enExample) 2015-06-25
JP5977996B2 true JP5977996B2 (ja) 2016-08-24

Family

ID=44546155

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012107478A Expired - Fee Related JP5977996B2 (ja) 2011-05-11 2012-05-09 サイドチャンネル攻撃に対する抵抗力のあるモジュラー累乗法及び装置

Country Status (7)

Country Link
US (1) US8984040B2 (enExample)
EP (2) EP2523096A1 (enExample)
JP (1) JP5977996B2 (enExample)
CN (1) CN102779022B (enExample)
BR (1) BR102012010971A2 (enExample)
CA (1) CA2775325A1 (enExample)
MX (1) MX2012005408A (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9645794B2 (en) * 2014-09-23 2017-05-09 Texas Instruments Incorporated Homogeneous atomic pattern for double, add, and subtract operations for digital authentication using elliptic curve cryptography
CN104811297B (zh) * 2015-04-23 2018-06-12 成都信息工程学院 针对RSA之M-ary实现模乘余数输入侧信道攻击
CN106571916B (zh) * 2015-10-12 2020-06-30 瑞昱半导体股份有限公司 解密装置、方法及电路
CN109791517B (zh) 2016-12-21 2023-09-08 密码研究公司 保护并行乘法运算免受外部监测攻击
EP3447509B1 (en) * 2017-08-21 2021-05-26 Eshard Method of testing the resistance of a circuit to a side channel analysis
US11895230B2 (en) * 2019-01-24 2024-02-06 Nec Corporation Information processing apparatus, secure computation method, and program
CN112260818B (zh) * 2020-10-19 2022-09-20 中国人民解放军战略支援部队信息工程大学 侧信道曲线的增强方法、侧信道攻击方法及装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2228493C (en) * 1997-02-03 2005-05-03 Nippon Telegraph And Telephone Corporation Scheme for carrying out modular calculations based on redundant binary calculation
WO2007104706A1 (fr) * 2006-03-16 2007-09-20 Gemplus Procede de securisation d'un calcul d'une exponentiation ou d'une multiplication par un scalaire dans un dispositif electronique
EP1840732A1 (en) * 2006-03-31 2007-10-03 Axalto SA Protection against side channel attacks
FR2949925A1 (fr) * 2009-09-09 2011-03-11 Proton World Int Nv Protection d'une generation de nombres premiers contre des attaques par canaux caches

Also Published As

Publication number Publication date
EP2523097B1 (en) 2016-01-20
US20120290634A1 (en) 2012-11-15
EP2523097A1 (en) 2012-11-14
EP2523096A1 (en) 2012-11-14
CN102779022A (zh) 2012-11-14
BR102012010971A2 (pt) 2013-11-12
CN102779022B (zh) 2017-03-01
JP2012239171A (ja) 2012-12-06
MX2012005408A (es) 2012-11-21
US8984040B2 (en) 2015-03-17
HK1176423A1 (en) 2013-07-26
CA2775325A1 (en) 2012-11-11

Similar Documents

Publication Publication Date Title
CN107040362B (zh) 模乘设备和方法
Yen et al. Power analysis by exploiting chosen message and internal collisions–vulnerability of checking mechanism for RSA-decryption
EP1946205B1 (en) A method for scalar multiplication in elliptic curve groups over prime fields for side-channel attack resistant cryptosystems
JP5977996B2 (ja) サイドチャンネル攻撃に対する抵抗力のあるモジュラー累乗法及び装置
Amiel et al. Power analysis for secret recovering and reverse engineering of public key algorithms
Yen et al. Relative doubling attack against montgomery ladder
EP1946204B1 (en) A method for scalar multiplication in elliptic curve groups over binary polynomial fields for side-channel attack-resistant cryptosystems
JP5182364B2 (ja) サイドチャネル攻撃に対する耐タンパ性を有する暗号処理方法
Abarzúa et al. Survey on performance and security problems of countermeasures for passive side-channel attacks on ECC
US20100287384A1 (en) Arrangement for and method of protecting a data processing device against an attack or analysis
Yin et al. A randomized binary modular exponentiation based RSA algorithm against the comparative power analysis
Mishra Pipelined computation of scalar multiplication in elliptic curve cryptosystems
Zhang et al. Efficient elliptic curve scalar multiplication algorithms resistant to power analysis
Fournaris Fault and power analysis attack protection techniques for standardized public key cryptosystems
Miyaji et al. How to enhance the security on the least significant bit
Mentens et al. FPGA-oriented secure data path design: implementation of a public key coprocessor
Takemura et al. ECC Atomic Block with NAF against Strong Side-Channel Attacks on Binary Curves
Schinianakis et al. RNS-based public-key cryptography (RSA and ECC)
TWI529615B (zh) 進行模組式取冪之方法及其處理器和電腦程式產品
Al-Somani Overlapped parallel computations of scalar multiplication with resistance against Side Channel Attacks
KR20120127235A (ko) 부-채널 공격에 내성이 있는 모듈러 지수화 방법 및 디바이스
Baek Regular 2 w-ary right-to-left exponentiation algorithm with very efficient DPA and FA countermeasures
Varela How to avoid the N-1 attack without costly implementations
Kim New fault attacks using Jacobi symbol and application to regular right-to-left algorithms
HK1176423B (en) Modular exponentiation method and device resistant against side-channel attacks

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150507

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150507

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20160314

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160322

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160610

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160628

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160725

R150 Certificate of patent or registration of utility model

Ref document number: 5977996

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees