JP5627330B2 - 情報処理装置、キャッシュ装置およびデータ処理方法 - Google Patents

情報処理装置、キャッシュ装置およびデータ処理方法 Download PDF

Info

Publication number
JP5627330B2
JP5627330B2 JP2010173961A JP2010173961A JP5627330B2 JP 5627330 B2 JP5627330 B2 JP 5627330B2 JP 2010173961 A JP2010173961 A JP 2010173961A JP 2010173961 A JP2010173961 A JP 2010173961A JP 5627330 B2 JP5627330 B2 JP 5627330B2
Authority
JP
Japan
Prior art keywords
data
pipeline
cache
tag
hit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2010173961A
Other languages
English (en)
Japanese (ja)
Other versions
JP2012033112A5 (enExample
JP2012033112A (ja
Inventor
伊藤　忠幸
忠幸 伊藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP2010173961A priority Critical patent/JP5627330B2/ja
Priority to US13/173,970 priority patent/US8819360B2/en
Publication of JP2012033112A publication Critical patent/JP2012033112A/ja
Publication of JP2012033112A5 publication Critical patent/JP2012033112A5/ja
Application granted granted Critical
Publication of JP5627330B2 publication Critical patent/JP5627330B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8015—One dimensional arrays, e.g. rings, linear arrays, buses

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Image Processing (AREA)
JP2010173961A 2010-08-02 2010-08-02 情報処理装置、キャッシュ装置およびデータ処理方法 Active JP5627330B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2010173961A JP5627330B2 (ja) 2010-08-02 2010-08-02 情報処理装置、キャッシュ装置およびデータ処理方法
US13/173,970 US8819360B2 (en) 2010-08-02 2011-06-30 Information processing apparatus, cache apparatus, and data processing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2010173961A JP5627330B2 (ja) 2010-08-02 2010-08-02 情報処理装置、キャッシュ装置およびデータ処理方法

Publications (3)

Publication Number Publication Date
JP2012033112A JP2012033112A (ja) 2012-02-16
JP2012033112A5 JP2012033112A5 (enExample) 2013-08-08
JP5627330B2 true JP5627330B2 (ja) 2014-11-19

Family

ID=45527902

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010173961A Active JP5627330B2 (ja) 2010-08-02 2010-08-02 情報処理装置、キャッシュ装置およびデータ処理方法

Country Status (2)

Country Link
US (1) US8819360B2 (enExample)
JP (1) JP5627330B2 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5650441B2 (ja) * 2010-06-07 2015-01-07 キヤノン株式会社 演算装置、キャッシュ装置、その制御方法及びコンピュータプログラム
US20150331608A1 (en) * 2014-05-16 2015-11-19 Samsung Electronics Co., Ltd. Electronic system with transactions and method of operation thereof
JP6979777B2 (ja) * 2017-03-22 2021-12-15 キヤノン株式会社 インターフェース装置およびその制御方法
CN109582214B (zh) * 2017-09-29 2020-04-28 华为技术有限公司 数据访问方法以及计算机系统
CN108052483B (zh) 2017-12-29 2021-10-22 南京地平线机器人技术有限公司 用于数据统计的电路单元、电路模块和装置
JP7278067B2 (ja) 2018-12-20 2023-05-19 キヤノン株式会社 データ処理装置及びその制御方法及びプログラム
CN113688074B (zh) * 2021-10-26 2022-02-01 浙江芯昇电子技术有限公司 先进先出数据处理装置及数据处理方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04178755A (ja) * 1990-11-13 1992-06-25 Toshiba Corp データ統合装置
JPH04184533A (ja) * 1990-11-20 1992-07-01 Toshiba Corp トランザクション記憶装置
DE69430352T2 (de) 1993-10-21 2003-01-30 Sun Microsystems Inc., Mountain View Gegenflusspipeline
US5748539A (en) * 1997-03-05 1998-05-05 Sun Microsystems, Inc. Recursive multi-channel interface
US6163839A (en) * 1998-09-30 2000-12-19 Intel Corporation Non-stalling circular counterflow pipeline processor with reorder buffer
JP2001282261A (ja) 2000-03-30 2001-10-12 Canon Inc 音声データ設定装置及び方法、音声データ生成装置及び方法、記録媒体
US8452944B2 (en) 2009-05-22 2013-05-28 Canon Kabushiki Kaisha Information processing apparatus and information processing method

Also Published As

Publication number Publication date
JP2012033112A (ja) 2012-02-16
US8819360B2 (en) 2014-08-26
US20120030453A1 (en) 2012-02-02

Similar Documents

Publication Publication Date Title
JP5627330B2 (ja) 情報処理装置、キャッシュ装置およびデータ処理方法
US20230004500A1 (en) Aggressive write flush scheme for a victim cache
US8171225B2 (en) Cache for a multi thread and multi core system and methods thereof
KR101121487B1 (ko) 멀티-클래스 데이터 캐시 정책들
CN101470671B (zh) 内存系统、内存存取方法以及图形处理系统
US7415575B1 (en) Shared cache with client-specific replacement policy
US20070094450A1 (en) Multi-level cache architecture having a selective victim cache
US8131931B1 (en) Configurable cache occupancy policy
JP5730126B2 (ja) データ供給装置、キャッシュ装置、データ供給方法、キャッシュ方法およびプログラム
US6633299B1 (en) Method and apparatus for implementing smart allocation policies for a small frame buffer cache serving 3D and 2D streams
JP5580660B2 (ja) 情報処理装置、回路、情報処理方法、及びプログラム
JP5650441B2 (ja) 演算装置、キャッシュ装置、その制御方法及びコンピュータプログラム
US6889289B2 (en) Method of distributed caching
CN1967506B (zh) 高速缓存存储器处理器中的合并入口
US20020116581A1 (en) Memory aliasing in a processor system
JP4574712B2 (ja) 演算処理装置、情報処理装置及び制御方法
JP4621292B2 (ja) キャッシュ制御装置およびキャッシュ制御方法
US8977815B2 (en) Control of entry of program instructions to a fetch stage within a processing pipepline
WO2000008551A1 (en) Software directed target address cache and target address register
JP3614946B2 (ja) メモリバッファ装置
JPWO2020121416A1 (ja) プロセッサ及びパイプライン処理方法
JP3013781B2 (ja) キャッシュシステム
JP2010134584A (ja) メモリ管理装置、メモリ管理方法およびプログラム
CN101243404A (zh) 用于在具有至少两个处理单元和用于数据和/或指令的至少一个第一存储器或存储器区域的计算机系统中存储数据和/或指令的设备和方法
JP2010176692A (ja) 演算処理装置、情報処理装置及び制御方法

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130625

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20130625

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20140328

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20140411

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140521

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20140617

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140804

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20140901

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20140930

R151 Written notification of patent or utility model registration

Ref document number: 5627330

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151