JP5549157B2 - GaN single crystal substrate and manufacturing method thereof, and GaN-based semiconductor device and manufacturing method thereof - Google Patents

GaN single crystal substrate and manufacturing method thereof, and GaN-based semiconductor device and manufacturing method thereof Download PDF

Info

Publication number
JP5549157B2
JP5549157B2 JP2009204977A JP2009204977A JP5549157B2 JP 5549157 B2 JP5549157 B2 JP 5549157B2 JP 2009204977 A JP2009204977 A JP 2009204977A JP 2009204977 A JP2009204977 A JP 2009204977A JP 5549157 B2 JP5549157 B2 JP 5549157B2
Authority
JP
Japan
Prior art keywords
gan
main surface
crystal substrate
single crystal
plane
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2009204977A
Other languages
Japanese (ja)
Other versions
JP2011051863A (en
Inventor
伸介 藤原
康二 上松
英樹 長田
成二 中畑
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Industries Ltd
Original Assignee
Sumitomo Electric Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Electric Industries Ltd filed Critical Sumitomo Electric Industries Ltd
Priority to JP2009204977A priority Critical patent/JP5549157B2/en
Priority to US12/817,753 priority patent/US8598685B2/en
Priority to CN201010243313.1A priority patent/CN102011191B/en
Publication of JP2011051863A publication Critical patent/JP2011051863A/en
Priority to US14/075,634 priority patent/US8823142B2/en
Application granted granted Critical
Publication of JP5549157B2 publication Critical patent/JP5549157B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Description

本発明は、大口径で主面の面方位が(0001)および(000−1)(すなわち{0001})以外で主面内におけるキャリア濃度の分布が実質的に均一であるGaN単結晶基板およびその製造方法に関する。また、かかるGaN単結晶基板の主面上に少なくとも1層のGaN系半導体層が形成されているGaN系半導体デバイスおよびその製造方法に関する。   The present invention relates to a GaN single crystal substrate having a large diameter, a plane orientation of the main surface other than (0001) and (000-1) (ie {0001}), and a substantially uniform carrier concentration distribution in the main surface; It relates to the manufacturing method. The present invention also relates to a GaN-based semiconductor device in which at least one GaN-based semiconductor layer is formed on the main surface of the GaN single crystal substrate and a method for manufacturing the same.

発光デバイス、電子デバイス、半導体センサなどに好適に用いられるIII族窒化物結晶は、通常、HVPE(ハイドライド気相成長)法、MOCVD(有機金属化学気相堆積)法などの気相法、フラックス法などの液相法により、(0001)面の主面を有するサファイア基板または(111)A面の主面を有するGaAs基板などの主面上に結晶成長させることにより製造される。このため、通常得られるIII族窒化物結晶は、面方位が{0001}の主面を有する。   Group III nitride crystals suitably used for light emitting devices, electronic devices, semiconductor sensors, etc. are usually vapor phase methods such as HVPE (hydride vapor phase epitaxy) and MOCVD (metal organic chemical vapor deposition), flux methods The crystal is grown on a main surface such as a sapphire substrate having a (0001) principal surface or a (111) A principal surface by a liquid phase method. For this reason, the group III nitride crystal usually obtained has a main surface with a plane orientation of {0001}.

面方位が{0001}の主面を有するIII族窒化物結晶を基板としてその主面上にMQW(多重量子井戸)構造の発光層を形成させた発光デバイスは、III族窒化物結晶が有する<0001>方向の極性により、発光層内において自発分極が生じるため、発光のブルーシフトが大きくなり、また発光効率が低下する。このため、{0001}以外の面方位の主面を有するIII族窒化物結晶が要望されている。   A light-emitting device in which a light-emitting layer having an MQW (multiple quantum well) structure is formed on a main surface of a group III nitride crystal having a main surface of {0001} in the plane orientation has a group III nitride crystal < Since the polarization in the 0001> direction causes spontaneous polarization in the light emitting layer, the blue shift of light emission becomes large and the light emission efficiency decreases. For this reason, a group III nitride crystal having a principal surface with a plane orientation other than {0001} is desired.

かかる要望に答えるため、特開2008−143772号公報(以下、特許文献1という)は、{1−10X}(ここで、Xは0以上の整数)、{11−2Y}(ここで、Yは0以上の整数)および{HK−(H+K)0}(ここで、HおよびKは0以外の整数)のいずれかの面方位に対するオフ角が5°以下の面方位、具体的には{1−100}、{11−20}、{1−102}、{11−22}、{12−30}および{23−50}のいずれかの面方位の主面を有するIII族窒化物結晶の製造方法を開示する。   In order to respond to such a request, Japanese Patent Application Laid-Open No. 2008-143772 (hereinafter referred to as Patent Document 1) describes {1-10X} (where X is an integer equal to or greater than 0), {11-2Y} (where Y Is an integer greater than or equal to 0) and {HK− (H + K) 0} (where H and K are integers other than 0), the plane orientation with an off angle of 5 ° or less, specifically { 1-100}, {11-20}, {1-102}, {11-22}, {12-30}, and a group III nitride crystal having a principal plane of any one of {23-50} The manufacturing method is disclosed.

しかし、特許文献1に開示された製造方法を用いても、{1−100}、{11−20}または{23−50}の面方位の主面上に成長させるIII族窒化物結晶は部分的に多結晶化するため、大口径の単結晶基板が得られ難いという問題があった。また、{1−102}、{11−22}の面方位の主面上に成長させるIII族窒化物結晶の結晶成長面には、{0001}の面方位のファセット、{0001}以外の面方位のファセットが生じる。ここで、{0001}の面方位のファセットにおける不純物の取り込み効率は{0001}以外の面方位のファセットにおける不純物の取り込み効率と大きく異なる。このため、成長したIII族窒化物結晶の主面におけるキャリア濃度および比抵抗のばらつきが大きいため、かかる基板を用いた半導体デバイスの特性のばらつきが大きくなるという問題があった。   However, even when the manufacturing method disclosed in Patent Document 1 is used, the group III nitride crystal grown on the principal plane having the {1-100}, {11-20} or {23-50} plane orientation is partially Therefore, there is a problem that it is difficult to obtain a large-diameter single crystal substrate. Further, a crystal growth surface of a group III nitride crystal grown on a {1-102}, {11-22} principal plane has a facet of {0001} and a plane other than {0001}. Orientation facets arise. Here, the impurity uptake efficiency in the facets having the {0001} plane orientation is greatly different from the impurity uptake efficiency in the facets having a plane orientation other than {0001}. For this reason, there is a problem that the variation in the characteristics of the semiconductor device using such a substrate becomes large because the variation in the carrier concentration and the specific resistance on the main surface of the grown group III nitride crystal is large.

なお、特開2005−101475号公報(以下、特許公報2という)は、キャリア濃度の分布が実質的に均一なIII−V族窒化物系半導体基板(具体的にはGaN自立基板)およびその製造方法を開示する。しかし、特許公報2には、面方位が(0001)である主面を有するIII−V族窒化物系半導体基板について、結晶成長を平坦化することによりキャリア濃度の分布が実質的に均一になることは開示されているが、{0001}以外の面方位の主面を有するIII−V族窒化物系半導体基板についてキャリア濃度の分布が実質的に均一することは記載も示唆もされていない。   JP-A-2005-101475 (hereinafter referred to as Patent Publication 2) discloses a group III-V nitride semiconductor substrate (specifically, a GaN free-standing substrate) having a substantially uniform carrier concentration distribution and its manufacture. A method is disclosed. However, Patent Document 2 discloses that a carrier concentration distribution becomes substantially uniform by flattening crystal growth in a group III-V nitride semiconductor substrate having a main surface with a plane orientation of (0001). Although it is disclosed, there is no description or suggestion that the carrier concentration distribution is substantially uniform in the group III-V nitride-based semiconductor substrate having a main surface with a plane orientation other than {0001}.

特開2008−143772号公報JP 2008-143772 A 特開2005−101475号公報JP 2005-101475 A

本発明は、上記問題を解決して、大口径で主面の面方位が(0001)および(000−1)以外で主面内におけるキャリア濃度の分布が実質的に均一であるGaN単結晶基板およびその製造方法を提供することを目的とする。また、かかるGaN単結晶基板の主面上に少なくとも1層のGaN系半導体層が形成されている高特性で特性の分布が均一なGaN系半導体デバイスおよびその製造方法を提供することを目的とする。   The present invention solves the above-mentioned problems, and has a large diameter, the surface orientation of the main surface is other than (0001) and (000-1), and the carrier concentration distribution in the main surface is substantially uniform. And it aims at providing the manufacturing method. Another object of the present invention is to provide a GaN-based semiconductor device having at least one GaN-based semiconductor layer formed on the main surface of the GaN single crystal substrate and having a uniform characteristic distribution and a method for manufacturing the same. .

本発明は、主面の面積が10cm2以上であり、主面の面方位が(0001)面または(000−1)面に対して72°以上78°以下で傾斜しており、主面内におけるキャリア濃度のばらつきが主面内における平均キャリア濃度に対して±50%以内である、GaN単結晶基板である。 In the present invention, the area of the main surface is 10 cm 2 or more, the surface orientation of the main surface is inclined at 72 ° or more and 78 ° or less with respect to the (0001) plane or the (000-1) plane, The GaN single crystal substrate has a carrier concentration variation of within ± 50% of the average carrier concentration in the main surface.

本発明にかかるGaN単結晶基板において、主面内における比抵抗のばらつきを主面内における平均比抵抗に対して±50%以内とすることができる。さらに、主面内における平均比抵抗を0.1Ωcm以下とすることができる。 In the GaN single crystal substrate according to the present invention can be within 50% ± with respect to the average resistivity of the main surface variation of resistivity in the main plane. Furthermore, the average specific resistance in the main surface can be 0.1 Ωcm or less.

また、本発明は、上記のGaN単結晶基板の製造方法であって、主面の面積が10cm2以上で、主面の面方位が(0001)面または(000−1)面に対して72°以上78°以下で傾斜しているGaN種結晶基板を準備する工程と、GaN種結晶基板の主面上にGaN単結晶を成長させる工程と、GaN単結晶をGaN種結晶基板の主面に平行な面で切り出してGaN単結晶基板を形成する工程と、を備えるGaN単結晶基板の製造方法である。 The present invention is also a method for producing the above GaN single crystal substrate, wherein the main surface has an area of 10 cm 2 or more and the surface orientation of the main surface is 72 with respect to the (0001) plane or the (000-1) plane. A step of preparing a GaN seed crystal substrate inclined at an angle of not less than 78 ° and not more than 78 °, a step of growing a GaN single crystal on the main surface of the GaN seed crystal substrate, and a GaN single crystal on the main surface of the GaN seed crystal substrate And a step of cutting a parallel plane to form a GaN single crystal substrate.

また、本発明は、上記のGaN単結晶基板と、GaN単結晶基板の主面上に形成されている少なくとも1層のGaN系半導体層と、を含むGaN系半導体デバイスである。   The present invention is also a GaN-based semiconductor device including the GaN single-crystal substrate and at least one GaN-based semiconductor layer formed on the main surface of the GaN single-crystal substrate.

また、本発明は、上記のGaN単結晶基板を準備する工程と、GaN単結晶基板の主面上に少なくとも1層のGaN系半導体層を成長させる工程と、を備えるGaN系半導体デバイスの製造方法である。   The present invention also provides a method for manufacturing a GaN-based semiconductor device, comprising: preparing the GaN single-crystal substrate as described above; and growing at least one GaN-based semiconductor layer on the main surface of the GaN single-crystal substrate. It is.

本発明によれば、大口径で主面の面方位が(0001)および(000−1)以外で主面内におけるキャリア濃度の分布が実質的に均一であるGaN単結晶基板およびその製造方法を提供できる。また、かかるGaN単結晶基板の主面上に少なくとも1層のGaN系半導体層が形成されている高特性で特性の分布が均一なGaN系半導体デバイスおよびその製造方法を提供できる。   According to the present invention, there is provided a GaN single crystal substrate having a large diameter, a plane orientation of the main surface other than (0001) and (000-1) and a substantially uniform carrier concentration distribution in the main surface, and a method for manufacturing the same. Can be provided. In addition, it is possible to provide a GaN-based semiconductor device having at least one GaN-based semiconductor layer formed on the main surface of the GaN single crystal substrate and having a uniform characteristic distribution and a method for manufacturing the same.

本発明にかかるGaN単結晶基板の一例を示す概略図である。It is the schematic which shows an example of the GaN single crystal substrate concerning this invention. 本発明にかかるGaN単結晶基板の製造方法の一例を示す概略図である。ここで、(A)はGaN母結晶から複数のGaN母結晶片を切り出す工程を示し、(B)は複数のGaN母結晶片を横方向に互いに隣接させて配置することによりGaN種結晶基板を準備する工程を示し、(C)はGaN単結晶を成長させる工程を示し、(D)はGaN単結晶基板を形成する工程を示す。It is the schematic which shows an example of the manufacturing method of the GaN single crystal substrate concerning this invention. Here, (A) shows a step of cutting a plurality of GaN mother crystal pieces from the GaN mother crystal, and (B) shows a GaN seed crystal substrate by arranging a plurality of GaN mother crystal pieces adjacent to each other in the lateral direction. (C) shows a step of growing a GaN single crystal, and (D) shows a step of forming a GaN single crystal substrate. 本発明にかかるGaN単結晶基板の製造方法の他の例を示す概略断面図である。ここで、(A)はGaN種結晶基板を準備する工程を示し、(B)はGaN単結晶を成長させる工程を示し、(C)はGaN単結晶基板を形成する工程を示す。It is a schematic sectional drawing which shows the other example of the manufacturing method of the GaN single crystal substrate concerning this invention. Here, (A) shows a step of preparing a GaN seed crystal substrate, (B) shows a step of growing a GaN single crystal, and (C) shows a step of forming a GaN single crystal substrate. 本発明にかかるGaN単結晶基板において(0001)面または(000−1)面に対する主面の面方位の傾斜の状況を示す模式図である。ここで、(A)は主面の面方位が{20−21}の場合を示し、(B)は主面の面方位が{20−2−1}の場合を示し、(C)は主面の面方位が{22−42}の場合を示し、(D)は主面の面方位が{22−4−2}の場合を示す。It is a schematic diagram which shows the condition of the inclination of the surface orientation of the main surface with respect to (0001) plane or (000-1) plane in the GaN single crystal substrate concerning this invention. Here, (A) shows the case where the surface orientation of the main surface is {20-21}, (B) shows the case where the surface orientation of the main surface is {20-2-1}, and (C) shows the main surface orientation. The case where the surface orientation of the surface is {22-42} is shown, and (D) shows the case where the surface orientation of the main surface is {22-4-2}. 本発明にかかるGaN系半導体デバイスの一例を示すが概略断面図である。1 is a schematic sectional view showing an example of a GaN-based semiconductor device according to the present invention.

結晶幾何学においては、結晶面の面方位を表わすために(hkl)または(hkil)などの表示(ミラー表示)が用いられる。GaN種結晶基板およびGaN単結晶基板などを形成するIII族窒化物結晶などの六方晶系の結晶における結晶面の面方位は、(hkil)で表わされる。ここで、h、k、iおよびlはミラー指数と呼ばれる整数であり、i=−(h+k)の関係を有する。この面方位(hkil)の面を(hkil)面という。また、(hkil)面に垂直な方向((hkil)面の法線方向)は、[hkil]方向という。また、{hkil}は(hkil)およびそれに結晶幾何学的に等価な個々の面方位を含む総称的な面方位を意味し、<hkil>は、[hkil]およびそれに結晶幾何学的に等価な個々の方向を含む総称的な方向を意味する。 In crystal geometry, a display (mirror display) such as (hkl) or (hkil) is used to indicate the plane orientation of the crystal plane. Plane orientation of the crystal plane in the hexagonal crystal system crystal such as III-nitride crystal to form a etc. GaN seed crystal substrate and a GaN single crystal substrate is represented by (hkil). Here, h, k, i and l are integers called Miller indices and have a relationship of i = − (h + k). The plane having the plane orientation (hkil) is referred to as the (hkil) plane. The direction perpendicular to the (hkil) plane (the normal direction of the (hkil) plane) is referred to as the [hkil] direction. Also, {hkil} means a generic plane orientation including individual plane orientations equivalent to (hkil) and its crystal geometry, and <hkil> is equivalent to [hkil] and its crystal geometry It means a generic direction including individual directions.

ここで、GaN種結晶およびGaN単結晶などのIII族窒化物結晶は、<0001>方向にガリウム(Ga)原子面などのIII族元素原子面および窒素(N)原子面が交互に配列するため、<0001>方向に極性を有する。本願においては、ガリウム原子面などのIII族元素原子面が(0001)面となり、窒素原子面が(000−1)面となるように、結晶軸を設定する。   Here, in a group III nitride crystal such as a GaN seed crystal and a GaN single crystal, group III element atomic planes such as gallium (Ga) atomic planes and nitrogen (N) atomic planes are alternately arranged in the <0001> direction. , <0001> direction is polar. In the present application, the crystal axes are set so that the group III element atomic plane such as the gallium atomic plane is the (0001) plane and the nitrogen atomic plane is the (000-1) plane.

[GaN単結晶基板]
(実施形態1)
図1を参照して、本発明の一実施形態であるGaN単結晶基板20pは、主面20pmの面積が10cm2以上であり、主面20pmの面方位が(0001)面または(000−1)面20cに対して65°以上85°以下で傾斜しており、主面20pm内におけるキャリア濃度の分布が実質的に均一である。
[GaN single crystal substrate]
(Embodiment 1)
Referring to FIG. 1, a GaN single crystal substrate 20p according to an embodiment of the present invention has an area of a main surface 20pm of 10 cm 2 or more, and the surface orientation of the main surface 20pm is a (0001) plane or (000-1). ) It is inclined at 65 ° or more and 85 ° or less with respect to the surface 20c, and the carrier concentration distribution in the main surface 20pm is substantially uniform.

本実施形態のGaN単結晶基板20pは、主面20pmの面積が10cm2以上と大口径である。また、主面20pmの面方位が(0001)面または(000−1)面20cに対して65°以上85°以下の傾斜角αを有しているため、かかるGaN単結晶基板20pを用いたGaN系半導体デバイスについて、その発光のブルーシフトが抑制され、その発光効率の低下が抑制される。かかる観点から、主面20pmの面方位は、(0001)面または(000−1)面20cに対して、70°以上80°以下の傾斜角αを有していることが好ましく、72°以上78°以下の傾斜角αを有していることがより好ましい。また、主面20pm内におけるキャリア濃度の分布が実質的に均一であるため、かかるGaN単結晶基板20pを用いたGaN系半導体デバイスについて、その主面内におけるデバイス特性の分布が実質的に均一となる。 The GaN single crystal substrate 20p of the present embodiment has a large diameter with an area of the main surface 20pm of 10 cm 2 or more. Moreover, since the plane orientation of the main surface 20pm has an inclination angle α of 65 ° or more and 85 ° or less with respect to the (0001) plane or the (000-1) plane 20c, the GaN single crystal substrate 20p is used. For GaN-based semiconductor devices, the blue shift of light emission is suppressed, and the decrease in light emission efficiency is suppressed. From such a viewpoint, the plane orientation of the main surface 20pm preferably has an inclination angle α of 70 ° or more and 80 ° or less with respect to the (0001) plane or the (000-1) plane 20c, and is 72 ° or more. More preferably, it has an inclination angle α of 78 ° or less. Further, since the carrier concentration distribution in the main surface 20pm is substantially uniform, the distribution of device characteristics in the main surface of the GaN-based semiconductor device using the GaN single crystal substrate 20p is substantially uniform. Become.

本実施形態のGaN単結晶基板20pにおいて、主面20pm内におけるキャリア濃度の分布が実質的に均一であるとは、それを用いたGaN系半導体デバイスの主面内におけるデバイス特性の分布が実質的に均一になることを意味し、たとえば、主面20pm内におけるキャリア濃度のばらつきがその主面20pm内における平均キャリア濃度に対して±50%以内であることをいう。GaN系半導体デバイスの主面内におけるデバイス特性の分布をより均一にする観点から、主面20pm内におけるキャリア濃度のばらつきがその主面20pm内における平均キャリア濃度に対して±30%以内であることが好ましい。ここで、GaN単結晶基板20pの主面20pm内におけるキャリア濃度は、たとえば、van der Pauw法により、主面20pm内において2次元方向にそれぞれ2mmピッチで測定することができる。   In the GaN single crystal substrate 20p of the present embodiment, the distribution of carrier concentration in the main surface 20pm is substantially uniform means that the distribution of device characteristics in the main surface of a GaN-based semiconductor device using the substrate is substantially uniform. For example, the carrier concentration variation within the main surface 20 pm is within ± 50% of the average carrier concentration within the main surface 20 pm. From the viewpoint of making the distribution of device characteristics in the main surface of the GaN-based semiconductor device more uniform, the carrier concentration variation in the main surface 20pm is within ± 30% of the average carrier concentration in the main surface 20pm. Is preferred. Here, the carrier concentration in the main surface 20pm of the GaN single crystal substrate 20p can be measured at a 2 mm pitch in the two-dimensional direction in the main surface 20pm by, for example, the van der Pauw method.

本実施形態のGaN単結晶基板20pにおいて、デバイス特性の分布の均一化の観点から、主面20pm内における比抵抗の分布が実質的に均一であることが好ましい。ここで、主面内20pmにおける比抵抗の分布が実質的に均一であるとは、それを用いたGaN系半導体デバイスの主面内におけるデバイス特性の分布が実質的に均一になることを意味し、たとえば、主面20pm内における比抵抗のばらつきが主面内における平均比抵抗に対して±50%以内であることをいう。GaN系半導体デバイスの主面内におけるデバイス特性の分布をより均一にする観点から、主面20pm内における比抵抗のばらつきはその主面20pm内における平均比抵抗に対して±30%以内であることが好ましい。ここで、GaN単結晶基板20pの主面20pm内における比抵抗は、たとえば、van der Pauw法により、主面20pm内において2次元方向にそれぞれ2mmピッチで測定することができる。   In the GaN single crystal substrate 20p of the present embodiment, it is preferable that the specific resistance distribution in the main surface 20pm is substantially uniform from the viewpoint of uniform distribution of device characteristics. Here, the distribution of specific resistance at 20 pm in the main surface being substantially uniform means that the distribution of device characteristics in the main surface of a GaN-based semiconductor device using the same is substantially uniform. For example, it means that the variation of the specific resistance within the main surface 20 pm is within ± 50% with respect to the average specific resistance within the main surface. From the viewpoint of making the distribution of device characteristics in the main surface of the GaN-based semiconductor device more uniform, the variation in specific resistance within the main surface 20 pm is within ± 30% of the average specific resistance within the main surface 20 pm. Is preferred. Here, the specific resistance in the main surface 20pm of the GaN single crystal substrate 20p can be measured at a 2 mm pitch in the two-dimensional direction in the main surface 20pm by, for example, the van der Pauw method.

[GaN単結晶基板の製造方法]
(実施形態2)
図2および図3を参照して、本発明の一実施形態であるGaN単結晶基板の製造方法は、実施形態1のGaN単結晶基板20pの製造方法であって、主面10pmの面積が10cm2以上で、主面10pmの面方位が(0001)面または(000−1)面1cに対して65°以上85°以下で傾斜しているGaN種結晶基板10pを準備する工程(図2(A)〜(B)、図3(A))と、GaN種結晶基板10pの主面10pm上にGaN単結晶20を成長させる工程(図2(C)、図3(B))と、GaN単結晶20をGaN種結晶基板10pの主面10pmに平行な面20u,20vで切り出してGaN単結晶基板を形成する工程(図2(D)、図3(C))と、を備える。本実施形態のGaN単結晶基板の製造方法は、かかる工程を備えることにより、効率的に実施形態1のGaN単結晶基板を製造することができる。
[Method of manufacturing GaN single crystal substrate]
(Embodiment 2)
2 and 3, the method for manufacturing a GaN single crystal substrate according to one embodiment of the present invention is a method for manufacturing GaN single crystal substrate 20p according to Embodiment 1, and the area of main surface 10pm is 10 cm. A step of preparing a GaN seed crystal substrate 10p having a surface orientation of 2 or more and an inclination of 65 to 85 ° with respect to the (0001) plane or the (000-1) plane 1c (FIG. 2 ( (A) to (B), FIG. 3 (A)), a step of growing the GaN single crystal 20 on the main surface 10pm of the GaN seed crystal substrate 10p (FIGS. 2C and 3B), GaN A step (FIGS. 2D and 3C) of cutting the single crystal 20 along planes 20u and 20v parallel to the main surface 10pm of the GaN seed crystal substrate 10p to form a GaN single crystal substrate. The manufacturing method of the GaN single crystal substrate of this embodiment can efficiently manufacture the GaN single crystal substrate of Embodiment 1 by including such steps.

(実施形態2の例I)
図2を参照して、本実施形態のGaN単結晶基板の製造方法の一例(以下、例Iという)は、以下のとおりである。
図2(A)および(B)を参照して、例Iにおいては、GaN種結晶基板10pを準備する工程は、GaN母結晶1から(0001)面または(000−1)面1cに対して65°以上85°以下の傾斜角αで傾斜している面方位の主面1pmを有する複数のGaN母結晶片1pを切り出すサブ工程(図2(A))と、複数のGaN母結晶片1pを、それらの母結晶片の主面1pmが互いに平行で、かつ、それらの母結晶片の[0001]方向が互いに平行になるように、横方向に互いに隣接させて配置することにより、主面10pmの面積が10cm2以上であり、主面10pmの面方位が(0001)面または(000−1)面1cに対して65°以上85°以下の傾斜角αで傾斜しているGaN種結晶基板10pを形成するサブ工程(図2(B))と、を備える。
(Example I of Embodiment 2)
With reference to FIG. 2, an example (hereinafter referred to as Example I) of the method for manufacturing a GaN single crystal substrate of the present embodiment is as follows.
Referring to FIGS. 2A and 2B, in Example I, the step of preparing GaN seed crystal substrate 10p is performed from GaN mother crystal 1 to (0001) plane or (000-1) plane 1c. A sub-process (FIG. 2A) for cutting out a plurality of GaN mother crystal pieces 1p having a principal surface 1pm having a plane orientation inclined at an inclination angle α of 65 ° to 85 °, and a plurality of GaN mother crystal pieces 1p Are disposed adjacent to each other in the lateral direction so that the principal surfaces 1pm of the mother crystal pieces are parallel to each other and the [0001] directions of the mother crystal pieces are parallel to each other. A GaN seed crystal in which the area of 10 pm is 10 cm 2 or more and the plane orientation of the main surface 10 pm is inclined at an inclination angle α of 65 ° or more and 85 ° or less with respect to the (0001) plane or (000-1) plane 1c. Sub-process for forming the substrate 10p (FIG. 2) Includes a B)), the.

まず、図2(A)を参照して、複数のGaN母結晶片1pを切り出すサブ工程において、GaN母結晶1から、GaN母結晶1の(0001)面または(000−1)面1cに対して65°以上85°以下の傾斜角αで傾斜している面方位{hkil}に平行な面(<hkil>方向に垂直な面)で複数のGaN母結晶片1pが切り出される。ここで、傾斜角αは、X線回折法により測定することができる。   First, referring to FIG. 2A, in a sub-process of cutting out a plurality of GaN mother crystal pieces 1p, from GaN mother crystal 1 to (0001) plane or (000-1) plane 1c of GaN mother crystal 1 A plurality of GaN mother crystal pieces 1p are cut out on a plane parallel to the plane orientation {hkil} inclined at an inclination angle α of 65 ° to 85 ° (a plane perpendicular to the <hkil> direction). Here, the inclination angle α can be measured by an X-ray diffraction method.

上記の工程において用いられるGaN種結晶は、特に制限はなく、通常の方法、すなわち、HVPE(ハイドライド気相成長)法、MOCVD(有機金属化学気相堆積)法などの気相法、フラックス法などの液相法により、(0001)の主面を有するサファイア基板または(111)A面の主面を有するGaAs基板などの主面上に結晶成長させることにより製造されるもので足りる。したがって、このGaN母結晶1は、特に制限はないが、通常、(0001)の主面を有する。なお、このGaN母結晶1は、転位密度を低減し結晶性を高める観点から、特開2001−102307号公報に開示されるように、結晶が成長する面(結晶成長面)にファセットを形成し、ファセットを埋め込むことなく結晶成長を行なうことを特徴とするファセット成長法により成長させることが好ましい。   The GaN seed crystal used in the above process is not particularly limited, and is an ordinary method, that is, a vapor phase method such as HVPE (hydride vapor phase epitaxy) method or MOCVD (metal organic chemical vapor deposition) method, a flux method, or the like. According to the liquid phase method, it is sufficient to be produced by crystal growth on a main surface such as a sapphire substrate having a (0001) main surface or a GaAs substrate having a (111) A main surface. Therefore, although this GaN mother crystal 1 is not particularly limited, it usually has a (0001) main surface. This GaN mother crystal 1 has facets formed on the crystal growth surface (crystal growth surface) as disclosed in JP-A-2001-102307 from the viewpoint of reducing dislocation density and increasing crystallinity. The crystal growth is preferably performed without embedding the facet, and the growth is preferably performed by a facet growth method.

また、GaN母結晶1から複数のGaN母結晶片1pを切り出す方法には、特に制限はなく、ワイヤソー、内周刃、外周刃、またはレーザなどの各種方法を用いることができる。   Moreover, there is no restriction | limiting in particular in the method of cutting out the some GaN mother crystal piece 1p from the GaN mother crystal 1, Various methods, such as a wire saw, an inner peripheral blade, an outer peripheral blade, or a laser, can be used.

また、結晶性の高いGaN単結晶20を成長させる観点から、複数のGaN母結晶片1pの主面1pmおよび側面の平均粗さRaは、50nm以下が好ましく、5nm以下がより好ましい。面の平均粗さRaとは、JIS B 0601−1994に規定する算術平均粗さRaをいい、具体的には、粗さ曲線からその平均線の方向に基準長さだけ抜き取り、この抜き取り部分の平均線から粗さ曲線までの距離(偏差の絶対値)を合計し基準長さで平均した値をいう。また、面の平均粗さRaは、AFM(分子間力顕微鏡)などを用いて測定することができる。   Further, from the viewpoint of growing the highly crystalline GaN single crystal 20, the average roughness Ra of the main surface 1pm and the side surfaces of the plurality of GaN mother crystal pieces 1p is preferably 50 nm or less, and more preferably 5 nm or less. The average surface roughness Ra means the arithmetic average roughness Ra specified in JIS B 0601-1994. Specifically, the surface is extracted by a reference length in the direction of the average line from the roughness curve, and This is the value obtained by summing the distances from the average line to the roughness curve (absolute value of deviation) and averaging them with the reference length. The average surface roughness Ra can be measured using an AFM (Intermolecular Force Microscope) or the like.

複数のGaN母結晶片1pの主面1pmおよび側面の平均粗さRaを、好ましくは50nm以下、より好ましくは5nm以下とするために、切り出された複数のGaN母結晶片1pは、それらの主面1pmおよび側面が研削および/または研磨されることが好ましい。研磨には、機械的研磨、CMP(化学機械的研磨)などが含まれる。   In order to set the average roughness Ra of the main surface 1pm and side surfaces of the plurality of GaN mother crystal pieces 1p to preferably 50 nm or less, more preferably 5 nm or less, the plurality of GaN mother crystal pieces 1p that are cut out are It is preferable that the surface 1pm and the side surface are ground and / or polished. Polishing includes mechanical polishing, CMP (chemical mechanical polishing), and the like.

次いで、図2(B)を参照して、GaN種結晶基板10pを形成するサブ工程において、切り出された複数のGaN母結晶片1pは、それらの母結晶片の主面1pmが互いに平行で、かつ、それらの母結晶片の[0001]方向が同一になるように、横方向に互いに隣接させて配置されることにより、主面10pmの面積が10cm2以上で、主面10pmの面方位が(0001)面または(000−1)面1cに対して65°以上85°以下で傾斜しているGaN種結晶基板10pが形成される。 Next, referring to FIG. 2B, in the sub-step of forming GaN seed crystal substrate 10p, the plurality of GaN mother crystal pieces 1p cut out have main surfaces 1pm of the mother crystal pieces parallel to each other, In addition, by arranging them in the lateral direction so as to have the same [0001] direction of the mother crystal pieces, the area of the main surface 10 pm is 10 cm 2 or more, and the plane orientation of the main surface 10 pm is A GaN seed crystal substrate 10p is formed that is inclined at 65 ° to 85 ° with respect to the (0001) plane or the (000-1) plane 1c.

複数のGaN母結晶片1pは、それらの母結晶片の主面1pmと結晶軸とのなす角度が上記で形成されるGaN種結晶基板10pの主面10pm内で均一でないと、GaN種結晶基板10pの主面10pm上に成長させるGaN単結晶の化学組成がGaN種結晶基板10pの主面10pmに平行な面内で不均一となるため、それらの母結晶片の主面1pmが互いに平行になるように、横方向に配置される。これらの母結晶片の主面1pmが互いに平行であれば足り、必ずしも同一平面上になくてもよい。しかし、隣接する2つのGaN母結晶片1pの主面1pm間の高低差ΔT(図示せず)は、0.1mm以下が好ましく、0.01mm以下がより好ましい。   The plurality of GaN mother crystal pieces 1p have a GaN seed crystal substrate if the angle formed between the principal surface 1pm of the mother crystal pieces and the crystal axis is not uniform within the principal surface 10pm of the GaN seed crystal substrate 10p formed as described above. Since the chemical composition of the GaN single crystal grown on the main surface 10pm of 10p becomes non-uniform in the plane parallel to the main surface 10pm of the GaN seed crystal substrate 10p, the main surfaces 1pm of the mother crystal pieces are parallel to each other. It arrange | positions so that it may become. It is sufficient that the main surfaces 1pm of these mother crystal pieces are parallel to each other, and they do not necessarily have to be on the same plane. However, the height difference ΔT (not shown) between the main surfaces 1pm of two adjacent GaN mother crystal pieces 1p is preferably 0.1 mm or less, and more preferably 0.01 mm or less.

また、複数のGaN母結晶片1pは、それら母結晶片の結晶方位を同一にしてより均一な結晶成長を図る観点から、それらの母結晶片の[0001]方向が同一になるように、横方向に配置される。また、複数のGaN母結晶片1pは、基板間に隙間があるとその隙間上に成長する結晶の結晶性が低下するため、互いに隣接させて配置される。   Further, from the viewpoint of achieving more uniform crystal growth by making the crystal orientations of the mother crystal pieces the same, the plurality of GaN mother crystal pieces 1p are arranged so that the [0001] directions of the mother crystal pieces are the same. Arranged in the direction. The plurality of GaN mother crystal pieces 1p are arranged adjacent to each other because there is a gap between the substrates and the crystallinity of crystals growing on the gaps is reduced.

次に、図2(C)を参照して、GaN種結晶基板10pの主面10pm上にGaN単結晶20を成長させる工程において、GaN単結晶20を成長させる方法は、特に制限はないが、GaN単結晶をエピタキシャル成長させる観点から、HVPE法、MOCVD法などの気相法、フラックス法などの液相法などが好ましく用いられる。結晶成長方法の中で、結晶成長速度が高い観点から、HVPE法であることが好ましい。   Next, referring to FIG. 2C, in the step of growing the GaN single crystal 20 on the main surface 10pm of the GaN seed crystal substrate 10p, the method of growing the GaN single crystal 20 is not particularly limited. From the viewpoint of epitaxially growing a GaN single crystal, a gas phase method such as HVPE method or MOCVD method, a liquid phase method such as flux method, or the like is preferably used. Among the crystal growth methods, the HVPE method is preferable from the viewpoint of high crystal growth rate.

GaN種結晶基板10pの主面10pm上にGaN単結晶20を成長させると、GaN単結晶20の結晶成長面20gは、マクロ的に見るとGaN種結晶基板10pの主面10pmに平行であるが、ミクロ的に見るとGaN種結晶基板10pの主面10pmと平行ではない複数のファセット20fa,20fbが形成される。また、かかる複数のファセット20fa,20fbは、それらの面方位が互いに異なる。すなわち、GaN単結晶20は、面方位が互いに異なる複数のファセット20fa,20fbを結晶成長面20gとして成長する。ここで、ファセット20faとファセット20fbとは、面方位が互いに異なるため、それらのファセットにおいて取り込まれる不純物濃度が異なる。このため、GaN種結晶基板10pの主面10pm上に成長するGaN単結晶20においては、Ga種結晶基板10pの主面10pmに平行な面内におけるキャリア濃度にばらつきが生じる。 When the GaN single crystal 20 is grown on the main surface 10pm of the GaN seed crystal substrate 10p, the crystal growth surface 20g of the GaN single crystal 20 is parallel to the main surface 10pm of the GaN seed crystal substrate 10p when viewed macroscopically. When viewed microscopically, a plurality of facets 20fa and 20fb that are not parallel to the main surface 10pm of the GaN seed crystal substrate 10p are formed. The plurality of facets 20fa and 20fb have different plane orientations. That, GaN single crystal 20 is grown plane orientation different from each other a plurality of facet bets 2 0FA, the 20fb as a crystal growth surface 20g. Here, since the facet 20fa and the facet 20fb have different plane orientations, the impurity concentrations incorporated in these facets are different. Therefore, the GaN single crystal 20 grown on the main surface 10pm of GaN seed crystal substrate 10p is, variation in the carrier concentration in a plane parallel to the main surface 10pm of Ga N seed crystal substrate 10p.

このとき、GaN種結晶基板10pの主面10pmの面方位における(0001)面または(000−1)面1cに対する傾斜が小さいと、たとえばその傾斜角αが65°より小さいと、その主面10pm上に成長するGaN単結晶20の結晶成長面20gには、面方位が(0001)または(000−1)であるファセット20faと、ファセット20faと面方位が異なるファセット20fbとが生じる。ここで、面方位が(0001)または(000−1)であるファセット20faにおいて取り込まれる不純物濃度は、面方位が(0001)および(000−1)以外のファセット20fbにおいて取り込まれる不純物濃度と大きく異なる。このため、主面10pmの面方位における(0001)面または(000−1)面1cに対する傾斜が小さいGaN種結晶基板10pの主面10pm上に成長したGaN単結晶20においては、GaN種結晶基板10pの主面10pmに平行な面内におけるキャリア濃度のばらつきが大きくなる。   At this time, if the inclination with respect to the (0001) plane or the (000-1) plane 1c in the plane orientation of the main surface 10pm of the GaN seed crystal substrate 10p is small, for example, if the inclination angle α is smaller than 65 °, the main surface 10pm. A facet 20fa having a plane orientation of (0001) or (000-1) and a facet 20fb having a plane orientation different from that of the facet 20fa are generated on the crystal growth surface 20g of the GaN single crystal 20 grown thereon. Here, the impurity concentration taken in facet 20fa whose plane orientation is (0001) or (000-1) is significantly different from the impurity concentration taken in facet 20fb whose plane orientation is other than (0001) and (000-1). . Therefore, in the GaN single crystal 20 grown on the main surface 10pm of the GaN seed crystal substrate 10p having a small inclination with respect to the (0001) plane or the (000-1) plane 1c in the plane orientation of the main surface 10pm, the GaN seed crystal substrate The variation in carrier concentration in the plane parallel to the main surface 10pm of 10p increases.

また、GaN種結晶基板10pの主面10pmの面方位における(0001)面または(000−1)面1cに対する傾斜が大きくなり直角に近づくと、たとえばその傾斜角αが85°より大きいと、その主面10pm上に成長するGaN単結晶20の結晶成長面20gには、面方位が(0001)に対して垂直であるファセット20fbの発生が優勢となり、成長するGaN単結晶20が部分的に多結晶化して、GaN単結晶20に割れが発生する。   Further, when the inclination with respect to the (0001) plane or the (000-1) plane 1c in the plane orientation of the main surface 10pm of the GaN seed crystal substrate 10p increases and approaches a right angle, for example, when the inclination angle α is greater than 85 °, On the crystal growth surface 20g of the GaN single crystal 20 grown on the main surface 10pm, the generation of the facet 20fb whose plane orientation is perpendicular to (0001) becomes dominant, and the GaN single crystal 20 that grows partially partially. Crystallization causes cracks in the GaN single crystal 20.

上記の観点から、主面20pmにおけるキャリア濃度の分布が実質的に均一なGaN単結晶基板20pを製造するために、GaN種結晶基板10pの主面10pmの面方位は、(0001)面または(000−1)面1cに対する傾斜角αは、65°以上85°以下であることが必要であり、70°以上80°以下であることが好ましく、72°以上78°以下であることがさらに好ましい。   From the above viewpoint, in order to manufacture the GaN single crystal substrate 20p having a substantially uniform carrier concentration distribution on the main surface 20pm, the plane orientation of the main surface 10pm of the GaN seed crystal substrate 10p is (0001) plane or ( 000-1) The inclination angle α with respect to the surface 1c needs to be 65 ° or more and 85 ° or less, preferably 70 ° or more and 80 ° or less, and more preferably 72 ° or more and 78 ° or less. .

次に、図2(C)および(D)を参照して、GaN単結晶20をGaN種結晶基板10pの主面に平行な面20u,20vで切り出してGaN単結晶基板20pを形成する工程において、GaN単結晶20からGaN単結晶基板20pを切り出す方法には、特に制限はなく、ワイヤソー、内周刃、外周刃、またはレーザなどの各種方法を用いることができる。ここで、GaN単結晶基板20pを切り出す面は、目的に応じて、GaN種結晶基板10pの主面に平行からずらしても良い。   Next, referring to FIGS. 2C and 2D, in the step of cutting the GaN single crystal 20 along planes 20u and 20v parallel to the main surface of the GaN seed crystal substrate 10p to form the GaN single crystal substrate 20p. The method for cutting the GaN single crystal substrate 20p from the GaN single crystal 20 is not particularly limited, and various methods such as a wire saw, an inner peripheral blade, an outer peripheral blade, or a laser can be used. Here, the surface from which the GaN single crystal substrate 20p is cut may be shifted from being parallel to the main surface of the GaN seed crystal substrate 10p in accordance with the purpose.

また、結晶性の高いGaN系半導体層を成長させる観点から、GaN単結晶基板20pの主面20pmの平均粗さRaは、50nm以下が好ましく、5nm以下がより好ましい。面の平均粗さRaの定義および測定方法は、上記と同様である。GaN単結晶基板20pの主面20pmの平均粗さRaを、好ましくは50nm以下、より好ましくは5nm以下とするために、切り出されたGaN単結晶基板20pは、それらの主面20pmおよび側面が研削および/または研磨されることが好ましい。研磨には、機械的研磨、CMP(化学機械的研磨)などが含まれる。   From the viewpoint of growing a highly crystalline GaN-based semiconductor layer, the average roughness Ra of the main surface 20pm of the GaN single crystal substrate 20p is preferably 50 nm or less, and more preferably 5 nm or less. The definition and measurement method of the average roughness Ra of the surface are the same as described above. In order to set the average roughness Ra of the main surface 20pm of the GaN single crystal substrate 20p to preferably 50 nm or less, more preferably 5 nm or less, the cut GaN single crystal substrate 20p is ground on its main surface 20pm and side surfaces. And / or is preferably polished. Polishing includes mechanical polishing, CMP (chemical mechanical polishing), and the like.

上記の工程により、主面20pmの面積が10cm2以上であり、主面20pmの面方位が(0001)面または(000−1)面20cに対して65°以上85°以下で傾斜しており、主面20pm内におけるキャリア濃度の分布が実質的に均一(たとえば、主面20pm内におけるキャリア濃度のばらつきがその主面20pm内における平均キャリア濃度に対して±50%以内)であるGaN単結晶基板20pが得られる。 By the above process, the area of the main surface 20pm is 10 cm 2 or more, and the surface orientation of the main surface 20pm is inclined at 65 ° or more and 85 ° or less with respect to the (0001) plane or the (000-1) plane 20c. A GaN single crystal in which the carrier concentration distribution in the main surface 20pm is substantially uniform (for example, the carrier concentration variation in the main surface 20pm is within ± 50% of the average carrier concentration in the main surface 20pm). A substrate 20p is obtained.

(実施形態2の例II)
図3を参照して、本実施形態のGaN単結晶基板の製造方法の他の例(以下、例IIという)は、以下のとおりである。
(Example II of Embodiment 2)
Referring to FIG. 3, another example (hereinafter referred to as Example II) of the method for manufacturing a GaN single crystal substrate of the present embodiment is as follows.

図3(A)を参照して、例IIにおいては、GaN種結晶基板10pを準備する工程において、上記の例Iで製造されたGaN単結晶基板を準備する。すなわち、GaN種結晶基板10pとして、上記の例Iで製造されたGaN単結晶基板を用いる。上記の例Iで製造されたGaN単結晶基板は、主面の面積が10cm2以上で、主面の面方位が(0001)面または(000−1)面に対して65°以上85°以下で傾斜しているのみならず、主面内におけるキャリア濃度の分布が実質的に均一(たとえば、主面内におけるキャリア濃度のばらつきがその主面内における平均キャリア濃度に対して±50%以内)であるため、実施形態1のGaN単結晶基板を製造することができる。 Referring to FIG. 3A, in Example II, the GaN single crystal substrate manufactured in Example I is prepared in the step of preparing GaN seed crystal substrate 10p. That is, the GaN single crystal substrate manufactured in Example I is used as the GaN seed crystal substrate 10p. The GaN single crystal substrate manufactured in Example I above has an area of the main surface of 10 cm 2 or more, and the surface orientation of the main surface is 65 ° or more and 85 ° or less with respect to the (0001) plane or the (000-1) plane. In addition, the carrier concentration distribution in the main surface is substantially uniform (for example, the carrier concentration variation in the main surface is within ± 50% of the average carrier concentration in the main surface). Therefore, the GaN single crystal substrate of Embodiment 1 can be manufactured.

次に、図3(B)を参照して、GaN種結晶基板10pの主面10pm上にGaN単結晶20を成長させる工程は、GaN種結晶基板10pが複数のGaN母結晶片ではなく1つのGaN単結晶基板で形成されていること以外は、上記の例Iと同様である。   Next, referring to FIG. 3B, the step of growing the GaN single crystal 20 on the main surface 10pm of the GaN seed crystal substrate 10p is performed by using a single GaN seed crystal substrate 10p instead of a plurality of GaN mother crystal pieces. Same as Example I above except that it is made of a GaN single crystal substrate.

次に、図3(B)および(C)を参照して、GaN単結晶20をGaN種結晶基板10pの主面10pmに平行な面で切り出してGaN単結晶基板20pを形成する工程は、上記の例Iと同様である。ここで、GaN単結晶基板20pを切り出す面は、目的に応じて、GaN種結晶基板10pの主面に平行からずらしても良い。   Next, referring to FIGS. 3B and 3C, the step of cutting the GaN single crystal 20 along a plane parallel to the main surface 10pm of the GaN seed crystal substrate 10p to form the GaN single crystal substrate 20p is as described above. This is similar to Example I. Here, the surface from which the GaN single crystal substrate 20p is cut may be shifted from being parallel to the main surface of the GaN seed crystal substrate 10p in accordance with the purpose.

上記の工程により、主面20pmの面積が10cm2以上であり、主面20pmの面方位が(0001)面または(000−1)面20cに対して65°以上85°以下で傾斜しており、主面20pm内におけるキャリア濃度の分布が実質的に均一(たとえば、主面20pm内におけるキャリア濃度のばらつきがその主面20pm内における平均キャリア濃度に対して±50%以内)であるGaN単結晶基板20pが得られる。 By the above process, the area of the main surface 20pm is 10 cm 2 or more, and the surface orientation of the main surface 20pm is inclined at 65 ° or more and 85 ° or less with respect to the (0001) plane or the (000-1) plane 20c. A GaN single crystal in which the carrier concentration distribution in the main surface 20pm is substantially uniform (for example, the carrier concentration variation in the main surface 20pm is within ± 50% of the average carrier concentration in the main surface 20pm). A substrate 20p is obtained.

また、厚いGaN母結晶から、(0001)面または(000−1)面1cに対する傾斜角αが、65°以上85°以下の面方位の主面を有しその主面の面積が10cm2以上の大口径の基板を切り取ることが出来れば、その基板をGaN種結晶基板としてもかまわない。しかし、この方法で大口径のGaN種結晶基板を作製することは非常に困難で手間がかかるので、上記の実施形態2の例1のように1個のGaN母結晶から複数のGaN母結晶片を切り出し、かかる複数のGaN母結晶片を配置することによりGaN種結晶基板を形成することが重要である。 Further, the thick GaN mother crystal has a principal surface with a plane orientation of 65 ° or more and 85 ° or less with respect to the (0001) plane or the (000-1) plane 1c, and the area of the principal surface is 10 cm 2 or more. As long as a substrate having a large diameter can be cut, the substrate may be a GaN seed crystal substrate. However, since it is very difficult and time-consuming to produce a large-diameter GaN seed crystal substrate by this method, a plurality of GaN mother crystal pieces are formed from one GaN mother crystal as in Example 1 of Embodiment 2 above. It is important to form a GaN seed crystal substrate by cutting out and arranging such a plurality of GaN mother crystal pieces.

[GaN系半導体デバイス]
(実施形態3)
図5を参照して、本発明の一実施形態であるGaN系半導体デバイス100は、実施形態1のGaN単結晶基板20pと、GaN単結晶基板20pの主面20pm上に形成されている少なくとも1層のGaN系半導体層130と、を含む。
[GaN-based semiconductor devices]
(Embodiment 3)
Referring to FIG. 5, a GaN-based semiconductor device 100 according to an embodiment of the present invention includes at least one GaN single crystal substrate 20p according to the first embodiment and a main surface 20pm of the GaN single crystal substrate 20p. GaN-based semiconductor layer 130 as a layer.

本実施形態のGaN系半導体デバイス100において、GaN単結晶基板20pは、主面20pmの面積が10cm2以上であり、主面20pmの面方位が(0001)面または(000−1)面20cに対して65°以上85°以下で傾斜しており、主面20pm内におけるキャリア濃度の分布が実質的に均一(たとえば、主面20pm内におけるキャリア濃度のばらつきがその主面20pm内における平均キャリア濃度に対して±50%以内)である。このため、本実施形態のGaN系半導体デバイスは、主面内におけるデバイス特性の分布が実質的に均一であり、高いデバイス特性を有する。たとえば、本実施形態のデバイスにおいて、主面20pm内におけるキャリア濃度の分布が実質的に均一なGaN単結晶基板20pに電極を形成する場合は、単結晶基板と電極との接触抵抗の分布が実質的に均一になる。 In the GaN-based semiconductor device 100 of this embodiment, the GaN single crystal substrate 20p has an area of the main surface 20pm of 10 cm 2 or more, and the surface orientation of the main surface 20pm is the (0001) plane or the (000-1) plane 20c. However, the carrier concentration distribution in the main surface 20pm is substantially uniform (for example, the carrier concentration variation in the main surface 20pm is an average carrier concentration in the main surface 20pm). Within ± 50%). For this reason, the GaN-based semiconductor device of the present embodiment has a substantially uniform distribution of device characteristics in the main surface and high device characteristics. For example, in the device of this embodiment, when an electrode is formed on a GaN single crystal substrate 20p having a substantially uniform carrier concentration distribution within the main surface 20pm, the contact resistance distribution between the single crystal substrate and the electrode is substantially equal. Uniform.

図5を参照して、本実施形態のGaN系半導体デバイス100は、具体的には、直径50mm×厚さ500μmのGaN単結晶基板20pの一方の主面20pm上に、少なくとも1層のGaN系半導体層130として、Siがドープされた厚さ2μmのn型GaN層131、6対のIn0.01Ga0.99N障壁層およびIn0.1Ga0.9N井戸層により構成されている多重量子井戸構造を有する厚さ100nmの発光層132、Mgがドープされた厚さ20nmのp型Al0.18Ga0.82N層133およびMgがドープされた厚さ50nmのp型GaN層134が順に積層されている。また、p型GaN層134上の一部には、p側電極141である0.2mm×0.2mm×厚さ0.5μmのNi/Au電極が形成されている。また、GaN単結晶基板20pの他方の主面20pn上には、n側電極142である厚さ1μmのTi/Al電極が形成されている。 Referring to FIG. 5, the GaN-based semiconductor device 100 of this embodiment specifically includes at least one GaN-based layer on one main surface 20pm of a GaN single crystal substrate 20p having a diameter of 50 mm and a thickness of 500 μm. The semiconductor layer 130 has a multiple quantum well structure composed of an n-type GaN layer 131 having a thickness of 2 μm doped with Si, six pairs of In 0.01 Ga 0.99 N barrier layers, and an In 0.1 Ga 0.9 N well layer. A light emitting layer 132 having a thickness of 100 nm, a p-type Al 0.18 Ga 0.82 N layer 133 having a thickness of 20 nm doped with Mg, and a p-type GaN layer 134 having a thickness of 50 nm doped with Mg are sequentially stacked. Further, a Ni / Au electrode of 0.2 mm × 0.2 mm × thickness 0.5 μm, which is a p-side electrode 141, is formed on a part of the p-type GaN layer 134. A Ti / Al electrode having a thickness of 1 μm, which is an n-side electrode 142, is formed on the other main surface 20pn of the GaN single crystal substrate 20p.

[GaN系半導体デバイスの製造方法]
(実施形態4)
図5を参照して、本発明の一実施形態であるGaN系半導体デバイス100の製造方法は、実施形態1のGaN単結晶基板20pを準備する工程と、GaN単結晶基板20pの主面20pm上に少なくとも1層のGaN系半導体層130を成長させる工程と、を備える。
[Method of manufacturing GaN-based semiconductor device]
(Embodiment 4)
Referring to FIG. 5, the manufacturing method of GaN-based semiconductor device 100 according to one embodiment of the present invention includes a step of preparing GaN single crystal substrate 20p of Embodiment 1, and a main surface 20pm of GaN single crystal substrate 20p. And a step of growing at least one GaN-based semiconductor layer 130.

本実施形態のGaN系半導体デバイス100の製造方法においては、主面20pmの面積が10cm2以上であり、主面20pmの面方位が(0001)面または(000−1)面20cに対して65°以上85°以下で傾斜しており、主面20pm内におけるキャリア濃度の分布が実質的に均一(たとえば、主面20pm内におけるキャリア濃度のばらつきがその主面20pm内における平均キャリア濃度に対して±50%以内)であるGaN単結晶基板20p上に少なくとも1層のGaN系半導体層130をエピタキシャル成長させる。このため、本実施形態のGaN系半導体デバイスの製造方法により、主面内におけるデバイス特性の分布が実質的に均一であり、高いデバイス特性を有するGaN系半導体デバイスが得られる。たとえば、本実施形態のデバイスにおいて、主面20pm内におけるキャリア濃度の分布が実質的に均一なGaN単結晶基板20pに電極を形成する場合は、単結晶基板と電極との接触抵抗の分布が実質的に均一になる。 In the manufacturing method of the GaN-based semiconductor device 100 of this embodiment, the area of the main surface 20pm is 10 cm 2 or more, and the surface orientation of the main surface 20pm is 65 with respect to the (0001) plane or the (000-1) plane 20c. It is inclined at an angle of not less than 85 ° and not more than 85 °, and the carrier concentration distribution in the main surface 20pm is substantially uniform (for example, the variation in carrier concentration in the main surface 20pm is relative to the average carrier concentration in the main surface 20pm). At least one GaN-based semiconductor layer 130 is epitaxially grown on the GaN single crystal substrate 20p (within ± 50%). For this reason, the method for manufacturing a GaN-based semiconductor device according to this embodiment provides a GaN-based semiconductor device having a substantially uniform distribution of device characteristics in the main surface and high device characteristics. For example, in the device of this embodiment, when an electrode is formed on a GaN single crystal substrate 20p having a substantially uniform carrier concentration distribution within the main surface 20pm, the contact resistance distribution between the single crystal substrate and the electrode is substantially equal. Uniform.

実施形態1のGaN単結晶基板20p、すなわち、主面20pmの面方位が(0001)面または(000−1)面20cに対して65°以上85°以下で傾斜しており、主面20pm内におけるキャリア濃度の分布が実質的に均一(たとえば、主面20pm内におけるキャリア濃度のばらつきがその主面20pm内における平均キャリア濃度に対して±50%以内)であるGaN単結晶基板20pを準備する工程は、たとえば、上記の実施形態2のGaN単結晶基板20pの製造方法によって行われる。   The GaN single crystal substrate 20p of the first embodiment, that is, the plane orientation of the main surface 20pm is inclined at 65 ° or more and 85 ° or less with respect to the (0001) plane or the (000-1) plane 20c, and within the main surface 20pm. GaN single crystal substrate 20p having a substantially uniform carrier concentration distribution (for example, carrier concentration variation within main surface 20pm is within ± 50% of the average carrier concentration within main surface 20pm) is prepared. The process is performed by, for example, the method for manufacturing the GaN single crystal substrate 20p of the second embodiment.

GaN単結晶基板20pの主面20pm上に少なくとも1層のGaN系半導体層130を成長させる方法は、特に制限はないが、結晶性の高いGaN系半導体層130をエピタキシャル成長させる観点から、HVPE法、MOCVD法、MBE法などが好ましく用いられる。生産性および信頼性が高い観点から、MOCVD法がより好ましく用いられる。   The method for growing at least one GaN-based semiconductor layer 130 on the main surface 20pm of the GaN single crystal substrate 20p is not particularly limited, but from the viewpoint of epitaxially growing the highly crystalline GaN-based semiconductor layer 130, the HVPE method, MOCVD method, MBE method, etc. are preferably used. From the viewpoint of high productivity and reliability, the MOCVD method is more preferably used.

図5を参照して、GaN単結晶基板20p上に少なくとも1層のGaN系半導体層130を形成する工程は、たとえば、直径50mm×厚さ0.4mmのGaN単結晶基板20pの一主面20pm上に、MOCVD法により、少なくとも1層のGaN系半導体層130として、Siがドープされた厚さ2μmのn型GaN層131、6対のIn0.01Ga0.99N障壁層およびIn0.1Ga0.9N井戸層により構成されている多重量子井戸構造を有する厚さ100nmの発光層132、Mgがドープされた厚さ20nmのp型Al0.18Ga0.82N層133およびMgがドープされた厚さ50nmのp型GaN層134を順に成長させる。 Referring to FIG. 5, the step of forming at least one GaN-based semiconductor layer 130 on GaN single crystal substrate 20p includes, for example, one main surface 20pm of GaN single crystal substrate 20p having a diameter of 50 mm and a thickness of 0.4 mm. Further, by MOCVD, as an at least one GaN-based semiconductor layer 130, a Si-doped n-type GaN layer 131 having a thickness of 2 μm, six pairs of an In 0.01 Ga 0.99 N barrier layer and an In 0.1 Ga 0.9 N well 100 nm thick light emitting layer 132 having a multiple quantum well structure composed of layers, Mg doped p-type Al 0.18 Ga 0.82 N layer 133 and Mg doped p-type 50 nm thick A GaN layer 134 is grown in order.

さらに、p型GaN層134上の一部には、真空蒸着法により、p側電極141である厚さ0.5μmのNi/Au電極を形成する。また、GaN単結晶基板20pの他方の主面20pn上には、真空蒸着法により、n側電極142である厚さ1μmのTi/Al電極を形成する。   Further, a Ni / Au electrode having a thickness of 0.5 μm, which is the p-side electrode 141, is formed on a part of the p-type GaN layer 134 by vacuum evaporation. On the other main surface 20pn of the GaN single crystal substrate 20p, a Ti / Al electrode having a thickness of 1 μm as the n-side electrode 142 is formed by vacuum deposition.

次に、GaN単結晶基板20p上に少なくとも1層のGaN系半導体層130が形成されたウエハを、所定の大きさにチップ分割することにより、所定の大きさの発光デバイスが得られる。   Next, a wafer having at least one GaN-based semiconductor layer 130 formed on the GaN single crystal substrate 20p is divided into chips having a predetermined size, whereby a light emitting device having a predetermined size is obtained.

[GaN母結晶の作製]
GaN母結晶は以下のようにして作製した。直径50mmで厚さ0.8mmのGaAs基板(下地基板)の(111)A面の主面上に、フォトリソグラフィ法およびエッチングにより、直径が2μmの複数の開口部が4μmのピッチで平面的に六方稠密に配置された厚さ100nmのSiO層(マスク層)を形成した。次に、GaAs基板において複数の開口部を有するSiO層が形成された主面上に、HVPE法により、500℃で厚さ80nmのGaN低温層を成長させ、次いで、950℃で厚さ60μmのGaN中間層を成長させた後、1050℃で厚さ5mmのGaN母結晶を成長させた。次に、王水を用いたエッチングにより、上記GaN母結晶からGaAs基板を除去して、直径50mmで厚さ3mmのGaN母結晶を得た。
[Preparation of GaN mother crystal]
The GaN mother crystal was produced as follows. A plurality of openings having a diameter of 2 μm are planarly formed at a pitch of 4 μm on the main surface of the (111) A surface of a GaAs substrate (underlying substrate) having a diameter of 50 mm and a thickness of 0.8 mm by photolithography and etching. A 100 nm thick SiO layer (mask layer) arranged in a hexagonal close-packed manner was formed. Next, a GaN low temperature layer having a thickness of 80 nm is grown at 500 ° C. on a main surface on which a SiO layer having a plurality of openings is formed on a GaAs substrate, and then a thickness of 60 μm at 950 ° C. After growing the GaN intermediate layer, a GaN mother crystal having a thickness of 5 mm was grown at 1050 ° C. Next, the GaAs substrate was removed from the GaN mother crystal by etching using aqua regia to obtain a GaN mother crystal having a diameter of 50 mm and a thickness of 3 mm.

(実施例1)
1.GaN種結晶基板の準備
図2(A)を参照して、GaN母結晶1の両主面である(0001)面および(000−1)面1cを、研削および研磨加工して、両主面の平均粗さRaを5nmとした。ここで、表面の平均粗さRaの測定は、AFMにより行なった。
Example 1
1. Preparation of GaN seed crystal substrate Referring to FIG. 2 (A), both main surfaces of (0001) surface and (000-1) surface 1c, which are both main surfaces of GaN mother crystal 1, are ground and polished. The average roughness Ra was 5 nm. Here, the average roughness Ra of the surface was measured by AFM.

次に、図2(A)を参照して、両主面の平均粗さRaを5nmとしたGaN母結晶1をその{20−21}面に平行な面(<20−21>方向に垂直な面)でスライスすることにより、{20−21}の主面を有する複数のGaN母結晶片1pを切り出した。次いで、切り出した各GaN母結晶片1pの研削および研磨加工されていない4面を研削および研磨加工して、これら4面の平均粗さRaを5nmとした。こうして、{20−21}の主面の平均粗さRaが5nmである複数のGaN母結晶片1pが得られた。それらのGaN母結晶片1pの中には、その主面の面方位が{20−21}と完全に一致していない結晶片もあったが、かかる結晶片のいずれについても、その主面の面方位は{20−21}に対する傾斜角は±0.1°以内であった。ここで、傾斜角は、X線回折法により測定した。   Next, referring to FIG. 2A, a GaN mother crystal 1 having an average roughness Ra of both main surfaces of 5 nm is parallel to the {20-21} plane (perpendicular to the <20-21> direction). A plurality of GaN mother crystal pieces 1p having a {20-21} main surface were cut out. Subsequently, four surfaces of each cut GaN mother crystal piece 1p that were not ground and polished were ground and polished, and the average roughness Ra of these four surfaces was set to 5 nm. Thus, a plurality of GaN mother crystal pieces 1p having an average roughness Ra of the main surface of {20-21} of 5 nm were obtained. Among the GaN mother crystal pieces 1p, there was a crystal piece whose plane orientation of the main surface did not completely match {20-21}. The surface orientation was within ± 0.1 ° with respect to {20-21}. Here, the inclination angle was measured by an X-ray diffraction method.

次に、図2(B)を参照して、複数のGaN母結晶片1pの{20−21}の主面10pmが互いに平行になるように、かつ、それらのGaN母結晶片1pの[0001]方向が同一になるように、横方向にそれらのGaN母結晶片1pを互いに隣接させて配置し、さらにその外周部を一部除去することにより、直径50mmのGaN種結晶基板10pを準備した。   Next, referring to FIG. 2B, the {20-21} main surfaces 10pm of the plurality of GaN mother crystal pieces 1p are parallel to each other, and [0001] of those GaN mother crystal pieces 1p The GaN seed crystal substrate 10p having a diameter of 50 mm was prepared by arranging the GaN mother crystal pieces 1p adjacent to each other in the lateral direction so that the directions are the same, and further removing a part of the outer peripheral portion. .

2.GaN単結晶の成長
次に、図2(C)を参照して、上記のGaN種結晶基板10pの{20−21}の主面10pmを10体積%の塩化水素ガスと90体積%の窒素ガスの混合ガス雰囲気下、800℃で2時間処理した後、その主面10pm上に、HVPE法により、結晶成長温度1050℃で、GaN単結晶20を、成長速度80μm/hrで50時間成長させた。
2. Growth of GaN Single Crystal Next, referring to FIG. 2 (C), 10 volume% hydrogen chloride gas and 90 volume% nitrogen gas are applied to the {20-21} main surface 10pm of the GaN seed crystal substrate 10p. After being treated at 800 ° C. for 2 hours in a mixed gas atmosphere, a GaN single crystal 20 was grown on the main surface 10 pm by HVPE method at a crystal growth temperature of 1050 ° C. at a growth rate of 80 μm / hr for 50 hours. .

3.GaN単結晶基板の形成
次に、図2(D)を参照して、上記のGaN単結晶20をGaN種結晶基板10pの{20−21}の主面10pmに平行な面20u,20vでスライスすることにより、主面20pmの面方位が{20−21}であり直径50mmで厚さが0.5mmのGaN単結晶基板20pが得られた。かかるGaN単結晶基板20pは、さらに主面20pmを研削および研磨加工して、主面20pmの平均粗さRaを5nmとした。図4(A)を参照して、かかるGaN単結晶基板20pの{20−21}の主面20pmは、(0001)面20cに対して75°の傾斜角αを有する。
3. Formation of GaN Single Crystal Substrate Next, referring to FIG. 2D, the GaN single crystal 20 is sliced by planes 20u and 20v parallel to the main surface 10pm of {20-21} of the GaN seed crystal substrate 10p. As a result, a GaN single crystal substrate 20p having a surface orientation of the main surface 20pm of {20-21}, a diameter of 50 mm, and a thickness of 0.5 mm was obtained. In the GaN single crystal substrate 20p, the main surface 20pm was further ground and polished so that the average roughness Ra of the main surface 20pm was 5 nm. Referring to FIG. 4A, {20-21} main surface 20pm of GaN single crystal substrate 20p has an inclination angle α of 75 ° with respect to (0001) surface 20c.

上記のようにして形成されたGaN単結晶基板20pの主面20pm内におけるキャリア濃度を、van der Pauw法により、主面20pm内において中央から外周へ向かって互いに直交する2方向にそれぞれ2mmピッチの測定点から外周部の測定点を除いた400の測定点で測定した。平均キャリア濃度は5.7×1017cm-3、最低キャリア濃度は3.9×1017cm-3、最高キャリア濃度は7.2×1017cm-3であった。したがって、主面内における平均キャリア濃度に対するキャリア濃度のばらつきは、−31.6%〜+26.3%と小さかった。 The carrier concentration in the main surface 20pm of the GaN single crystal substrate 20p formed as described above is set to a pitch of 2 mm in each of two directions orthogonal to each other from the center toward the outer periphery in the main surface 20pm by the van der Pauw method. Measurement was performed at 400 measurement points excluding the measurement points on the outer periphery from the measurement points. The average carrier concentration was 5.7 × 10 17 cm −3 , the lowest carrier concentration was 3.9 × 10 17 cm −3 , and the highest carrier concentration was 7.2 × 10 17 cm −3 . Therefore, the variation of the carrier concentration with respect to the average carrier concentration in the main surface was as small as −31.6% to + 26.3%.

また、GaN単結晶基板20pの主面20pm内における比抵抗を、van der Pauw法により、主面20pm内において中央から外周へ向かって互いに直交する2方向にそれぞれ2mmピッチの測定点から外周部の測定点を除いた400の測定点で測定した。平均比抵抗は0.019Ω・cm、最低比抵抗は0.014Ω・cm、最高比抵抗は0.026Ω・cmであった。したがって、主面内における平均比抵抗に対する比抵抗のばらつきは、−26%〜+37%と小さかった。   In addition, the specific resistance in the main surface 20pm of the GaN single crystal substrate 20p is measured from the measurement point with a pitch of 2 mm in each of two directions orthogonal to each other from the center to the outer periphery in the main surface 20pm by the van der Pauw method. Measurement was performed at 400 measurement points excluding the measurement points. The average specific resistance was 0.019 Ω · cm, the minimum specific resistance was 0.014 Ω · cm, and the maximum specific resistance was 0.026 Ω · cm. Therefore, the variation of the specific resistance with respect to the average specific resistance in the main surface was as small as −26% to + 37%.

4.GaN系半導体デバイスの製造
次に、上記のGaN単結晶基板20p(直径50mm×厚さ0.4mm)の一方の主面20pm上に、MOCVD法により、少なくとも1層のGaN系半導体層130として、Siがドープされた厚さ2μmのn型GaN層131(平均キャリア濃度:2×1018cm-3)、6対のIn0.01Ga0.99N障壁層およびIn0.1Ga0.9N井戸層により構成される多重量子井戸構造を有する厚さ100nmの発光層132、Mgがドープされた厚さ20nmのp型Al0.18Ga0.82N層133(平均キャリア濃度:3×1017cm-3)およびMgがドープされた厚さ50nmのp型GaN層134(平均キャリア濃度:1×1018cm-3)を順に成長させた。
4). Production of GaN-based semiconductor device Next, on one main surface 20pm of the GaN single crystal substrate 20p (diameter 50 mm × thickness 0.4 mm), at least one GaN-based semiconductor layer 130 is formed by MOCVD. Si-doped n-type GaN layer 131 having a thickness of 2 μm (average carrier concentration: 2 × 10 18 cm −3 ), 6 pairs of In 0.01 Ga 0.99 N barrier layers and In 0.1 Ga 0.9 N well layers Light emitting layer 132 having a multiple quantum well structure with a thickness of 100 nm, p-type Al 0.18 Ga 0.82 N layer 133 with a thickness of 20 nm doped with Mg (average carrier concentration: 3 × 10 17 cm −3 ) and Mg are doped A p-type GaN layer 134 (average carrier concentration: 1 × 10 18 cm −3 ) having a thickness of 50 nm was grown in order.

次に、真空蒸着法により、p型GaN層134上の互いに直交する2方向に1mmのピッチで、p側電極141として0.2mm×0.2mm×厚さ0.5μmのNi/Au電極を形成した。また、真空蒸着法により、GaN単結晶基板20pの他方の主面20pn上には、n側電極142として厚さ1μmのTi/Al電極を形成した。   Next, a 0.2 mm × 0.2 mm × 0.5 μm thick Ni / Au electrode is formed as the p-side electrode 141 at a pitch of 1 mm in two directions orthogonal to each other on the p-type GaN layer 134 by vacuum deposition. Formed. Further, a Ti / Al electrode having a thickness of 1 μm was formed as the n-side electrode 142 on the other main surface 20pn of the GaN single crystal substrate 20p by a vacuum deposition method.

次に、各p側電極が各チップの中心部に位置するように、GaN単結晶基板20p上に上記の少なくとも1層のGaN系半導体層130が形成されたウエハを、GaN単結晶基板20pの主面20pm内におけるキャリア濃度および比抵抗の分布を測定していないウエハの外周部を除いて、1mm×1mmの複数のチップ、すなわちGaN系半導体デバイスに分割(チップ化)した。こうして得られたGaN系半導体デバイス100は、発光ピーク波長が450nmのLED(発光ダイオード)であった。   Next, a wafer on which the at least one GaN-based semiconductor layer 130 is formed on the GaN single crystal substrate 20p so that each p-side electrode is positioned at the center of each chip is formed on the GaN single crystal substrate 20p. The wafer was divided (chip-formed) into a plurality of 1 mm × 1 mm chips, that is, GaN-based semiconductor devices, except for the outer peripheral portion of the wafer where the carrier concentration and specific resistance distribution in the main surface 20 pm were not measured. The GaN-based semiconductor device 100 thus obtained was an LED (light emitting diode) having an emission peak wavelength of 450 nm.

上記のようにして製造されたLED(GaN系半導体デバイス100)の主面における輝度を、輝度測定積分球を用いて、上記のチップ化した1600個のLEDについて測定した。実施例1のLEDで得られた平均輝度を平均相対輝度1.0として、各実施例の平均相対輝度および相対輝度の標本分散を表現した。平均相対輝度は1.0と大きく、相対輝度の標本分散は0.12と小さかった。結果を表1にまとめた。   The luminance on the main surface of the LED (GaN-based semiconductor device 100) manufactured as described above was measured for the above-mentioned 1600 LED chips using a luminance measurement integrating sphere. The average luminance obtained with the LED of Example 1 was defined as the average relative luminance 1.0, and the average relative luminance and the sample variance of the relative luminance of each example were expressed. The average relative luminance was as large as 1.0, and the sample variance of the relative luminance was as small as 0.12. The results are summarized in Table 1.

(実施例2)
GaN種結晶基板10pの準備において、両主面の平均粗さRaを5nmとしたGaN母結晶1をその{20−2−1}面に平行な面(<20−2−1>方向に垂直な面)でスライスすることにより、{20−2−1}の主面を有する複数のGaN母結晶片1pを切り出して、それらの主面を研削および研磨してそれらの主面の平均粗さRaを5nmとしたGaN母結晶片1pを用いたこと以外は、実施例1と同様にして、主面20pmの面方位が{20−2−1}であるGaN単結晶基板20pを形成した。図4(B)を参照して、かかるGaN単結晶基板20pの{20−2−1}の主面20pmは、(000−1)面20cに対して75°の傾斜角αを有する。
(Example 2)
In the preparation of the GaN seed crystal substrate 10p, the GaN mother crystal 1 having an average roughness Ra of both main surfaces of 5 nm is formed in a plane parallel to the {20-2-1} plane (perpendicular to the <20-2-1> direction). A plurality of GaN mother crystal pieces 1p having a {20-2-1} main surface, and grinding and polishing the main surfaces to average roughness of the main surfaces. A GaN single crystal substrate 20p having a principal surface 20pm of {20-2-1} was formed in the same manner as in Example 1 except that the GaN mother crystal piece 1p with Ra of 5 nm was used. Referring to FIG. 4B, the {20-2-1} main surface 20pm of the GaN single crystal substrate 20p has an inclination angle α of 75 ° with respect to the (000-1) plane 20c.

上記のようにして形成されたGaN単結晶基板20pの主面20pm内におけるキャリア濃度について、平均キャリア濃度は7.1×1017cm-3、最低キャリア濃度は5.0×1017cm-3、最高キャリア濃度は8.2×1017cm-3であった。したがって、主面内における平均キャリア濃度に対するキャリア濃度のばらつきは、−29.6%〜+15.5%と小さかった。また、GaN単結晶基板20pの主面20pm内における比抵抗について、平均比抵抗は0.016Ω・cm、最低比抵抗は0.012Ω・cm、最高比抵抗は0.020Ω・cmであった。したがって、主面内における平均比抵抗に対する比抵抗のばらつきは、−25%〜+25%と小さかった。 Regarding the carrier concentration in the main surface 20pm of the GaN single crystal substrate 20p formed as described above, the average carrier concentration is 7.1 × 10 17 cm −3 and the minimum carrier concentration is 5.0 × 10 17 cm −3. The maximum carrier concentration was 8.2 × 10 17 cm −3 . Therefore, the variation in carrier concentration with respect to the average carrier concentration in the main surface was as small as −29.6% to + 15.5%. Further, regarding the specific resistance in the main surface 20pm of the GaN single crystal substrate 20p, the average specific resistance was 0.016 Ω · cm, the minimum specific resistance was 0.012 Ω · cm, and the maximum specific resistance was 0.020 Ω · cm. Therefore, the variation in specific resistance with respect to the average specific resistance in the main surface was as small as −25% to + 25%.

また、かかるGaN単結晶基板20pを用いて、実施例1と同様にして、GaN系半導体デバイスであるLEDを製造した。製造されたLED(GaN系半導体デバイス100)の主面における輝度について、平均相対輝度は1.2と大きく、相対輝度の標本分散は0.11と小さかった。結果を表1にまとめた。   Further, using this GaN single crystal substrate 20p, an LED which is a GaN-based semiconductor device was manufactured in the same manner as in Example 1. Regarding the luminance on the main surface of the manufactured LED (GaN-based semiconductor device 100), the average relative luminance was as large as 1.2, and the sample variance of the relative luminance was as small as 0.11. The results are summarized in Table 1.

(実施例3)
GaN種結晶基板10pの準備において、両主面の平均粗さRaを5nmとしたGaN母結晶1をその{22−42}面に平行な面(<22−42>方向に垂直な面)でスライスすることにより、{22−42}の主面を有する複数のGaN母結晶片1pを切り出して、それらの主面を研削および研磨してそれらの主面の平均粗さRaを5nmとしたGaN母結晶片1pを用いたこと以外は、実施例1と同様にして、主面20pmの面方位が{22−42}であるGaN単結晶基板20pを形成した。図4(C)を参照して、かかるGaN単結晶基板20pの{22−42}の主面20pmは、(0001)面20cに対して73°の傾斜角αを有する。
(Example 3)
In the preparation of the GaN seed crystal substrate 10p, the GaN mother crystal 1 having an average roughness Ra of both main surfaces of 5 nm is a plane parallel to the {22-42} plane (a plane perpendicular to the <22-42> direction). By slicing, a plurality of GaN mother crystal pieces 1p having a {22-42} main surface are cut out, and the main surfaces are ground and polished so that the average roughness Ra of the main surfaces is 5 nm. A GaN single crystal substrate 20p having a principal plane 20pm of {22-42} was formed in the same manner as in Example 1 except that the mother crystal piece 1p was used. Referring to FIG. 4C, the {22-42} main surface 20pm of the GaN single crystal substrate 20p has an inclination angle α of 73 ° with respect to the (0001) plane 20c.

上記のようにして形成されたGaN単結晶基板20pの主面20pm内におけるキャリア濃度について、平均キャリア濃度は6.1×1017cm-3、最低キャリア濃度は3.5×1017cm-3、最高キャリア濃度は8.7×1017cm-3であった。したがって、主面内における平均キャリア濃度に対するキャリア濃度のばらつきは、−42.6%〜+42.6%と小さかった。また、GaN単結晶基板20pの主面20pm内における比抵抗について、平均比抵抗は0.020Ω・cm、最低比抵抗は0.012Ω・cm、最高比抵抗は0.029Ω・cmであった。したがって、主面内における平均比抵抗に対する比抵抗のばらつきは、−40%〜+45%と小さかった。 Regarding the carrier concentration in the main surface 20pm of the GaN single crystal substrate 20p formed as described above, the average carrier concentration is 6.1 × 10 17 cm −3 and the minimum carrier concentration is 3.5 × 10 17 cm −3. The highest carrier concentration was 8.7 × 10 17 cm −3 . Therefore, the carrier concentration variation with respect to the average carrier concentration in the main surface was as small as −42.6% to + 42.6%. Further, regarding the specific resistance in the main surface 20pm of the GaN single crystal substrate 20p, the average specific resistance was 0.020 Ω · cm, the minimum specific resistance was 0.012 Ω · cm, and the maximum specific resistance was 0.029 Ω · cm. Therefore, the variation in specific resistance with respect to the average specific resistance in the main surface was as small as −40% to + 45%.

また、かかるGaN単結晶基板20pを用いて、実施例1と同様にして、GaN系半導体デバイスであるLEDを製造した。製造されたLED(GaN系半導体デバイス100)の主面における輝度について、平均相対輝度は0.9と大きく、相対輝度の標本分散は0.14と小さかった。結果を表1をまとめた。   Further, using this GaN single crystal substrate 20p, an LED which is a GaN-based semiconductor device was manufactured in the same manner as in Example 1. Regarding the luminance on the main surface of the manufactured LED (GaN-based semiconductor device 100), the average relative luminance was as large as 0.9, and the sample variance of the relative luminance was as small as 0.14. The results are summarized in Table 1.

(実施例4)
GaN種結晶基板10pの準備において、両主面の平均粗さRaを5nmとしたGaN母結晶1をその{22−4−2}面に平行な面(<22−4−2>方向に垂直な面)でスライスすることにより、{22−4−2}の主面を有する複数のGaN母結晶片1pを切り出して、それらの主面を研削および研磨してそれらの主面の平均粗さRaを5nmとしたGaN母結晶片1pを用いたこと以外は、実施例1と同様にして、主面20pmの面方位が{22−4−2}であるGaN単結晶基板20pを形成した。図4(D)を参照して、かかるGaN単結晶基板20pの{22−4−2}の主面20pmは、(000−1)面20cに対して73°の傾斜角αを有する。
Example 4
In the preparation of the GaN seed crystal substrate 10p, the GaN mother crystal 1 having an average roughness Ra of both main surfaces of 5 nm is formed on a plane parallel to the {22-4-2} plane (perpendicular to the <22-4-2> direction). A plurality of GaN mother crystal pieces 1p having {22-4-2} main surfaces, and grinding and polishing the main surfaces to average roughness of the main surfaces. A GaN single crystal substrate 20p having a principal plane 20pm of {22-4-2} was formed in the same manner as in Example 1 except that the GaN mother crystal piece 1p with Ra of 5 nm was used. Referring to FIG. 4D, the {22-4-2} main surface 20pm of the GaN single crystal substrate 20p has an inclination angle α of 73 ° with respect to the (000-1) plane 20c.

上記のようにして形成されたGaN単結晶基板20pの主面20pm内におけるキャリア濃度について、平均キャリア濃度は8.5×1017cm-3、最低キャリア濃度は5.0×1017cm-3、最高キャリア濃度は12.5×1017cm-3であった。したがって、主面内における平均キャリア濃度に対するキャリア濃度のばらつきは、−41.2%〜+47.1%と小さかった。また、GaN単結晶基板20pの主面20pm内における比抵抗について、平均比抵抗は0.015Ω・cm、最低比抵抗は0.008Ω・cm、最高比抵抗は0.020Ω・cmであった。したがって、主面内における平均比抵抗に対する比抵抗のばらつきは、−47%〜+33%と小さかった。 Regarding the carrier concentration in the main surface 20pm of the GaN single crystal substrate 20p formed as described above, the average carrier concentration is 8.5 × 10 17 cm −3 and the minimum carrier concentration is 5.0 × 10 17 cm −3. The highest carrier concentration was 12.5 × 10 17 cm −3 . Therefore, the variation of the carrier concentration with respect to the average carrier concentration in the main surface was as small as −41.2% to + 47.1%. Further, regarding the specific resistance within the main surface 20pm of the GaN single crystal substrate 20p, the average specific resistance was 0.015 Ω · cm, the minimum specific resistance was 0.008 Ω · cm, and the maximum specific resistance was 0.020 Ω · cm. Therefore, the variation in specific resistance with respect to the average specific resistance in the main surface was as small as −47% to + 33%.

また、かかるGaN単結晶基板20pを用いて、実施例1と同様にして、GaN系半導体デバイスであるLEDを製造した。製造されたLED(GaN系半導体デバイス100)の主面における輝度について、平均相対輝度は0.86と大きく、相対輝度の標本分散は0.14と小さかった。結果を表1にまとめた。   Further, using this GaN single crystal substrate 20p, an LED which is a GaN-based semiconductor device was manufactured in the same manner as in Example 1. Regarding the luminance on the main surface of the manufactured LED (GaN-based semiconductor device 100), the average relative luminance was as large as 0.86, and the sample variance of the relative luminance was as small as 0.14. The results are summarized in Table 1.

(比較例1)
GaN種結晶基板10pの準備において、両主面の平均粗さRaを5nmとしたGaN母結晶1をその{10−10}面に平行な面(<10−10>方向に垂直な面)でスライスすることにより、{10−10}の主面を有する複数のGaN母結晶片1pを切り出して、それらの主面を研削および研磨してそれらの主面の平均粗さRaを5nmとしたGaN母結晶片1pを用いたこと以外は、実施例1と同様にして、GaN単結晶20を成長させた。GaN単結晶20は、部分的に多結晶化して、多結晶化部分を起点として割れていた。したがって、GaN単結晶基板が得られず、GaN系半導体デバイスを製造できなかった。結果を表1にまとめた。
(Comparative Example 1)
In the preparation of the GaN seed crystal substrate 10p, the GaN mother crystal 1 having an average roughness Ra of both main surfaces of 5 nm is a plane parallel to the {10-10} plane (a plane perpendicular to the <10-10> direction). By slicing, GaN mother crystal pieces 1p having {10-10} main surfaces are cut out, and the main surfaces are ground and polished to obtain an average roughness Ra of the main surfaces of 5 nm. A GaN single crystal 20 was grown in the same manner as in Example 1 except that the mother crystal piece 1p was used. The GaN single crystal 20 was partially polycrystallized and cracked starting from the polycrystallized portion. Therefore, a GaN single crystal substrate could not be obtained, and a GaN-based semiconductor device could not be manufactured. The results are summarized in Table 1.

(比較例2)
GaN種結晶基板10pの準備において、両主面の平均粗さRaを5nmとしたGaN母結晶1をその{11−20}面に平行な面(<11−20>方向に垂直な面)でスライスすることにより、{11−20}の主面を有する複数のGaN母結晶片1pを切り出して、それらの主面を研削および研磨してそれらの主面の平均粗さRaを5nmとしたGaN母結晶片1pを用いたこと以外は、実施例1と同様にして、GaN単結晶20を成長させた。GaN単結晶20は、部分的に多結晶化して、多結晶化部分を起点として割れていた。したがって、GaN単結晶基板が得られず、GaN系半導体デバイスを製造できなかった。結果を表1にまとめた。
(Comparative Example 2)
In the preparation of the GaN seed crystal substrate 10p, the GaN mother crystal 1 having an average roughness Ra of both main surfaces of 5 nm is a plane parallel to the {11-20} plane (a plane perpendicular to the <11-20> direction). By slicing, a plurality of GaN mother crystal pieces 1p having a {11-20} main surface are cut out, and the main surfaces are ground and polished so that the average roughness Ra of the main surfaces is 5 nm. A GaN single crystal 20 was grown in the same manner as in Example 1 except that the mother crystal piece 1p was used. The GaN single crystal 20 was partially polycrystallized and cracked starting from the polycrystallized portion. Therefore, a GaN single crystal substrate could not be obtained, and a GaN-based semiconductor device could not be manufactured. The results are summarized in Table 1.

(比較例3)
GaN種結晶基板10pの準備において、両主面の平均粗さRaを5nmとしたGaN母結晶1をその{10−11}面に平行な面(<10−11>方向に垂直な面)でスライスすることにより、{10−11}の主面を有する複数のGaN母結晶片1pを切り出して、それらの主面を研削および研磨してそれらの主面の平均粗さRaを5nmとしたGaN母結晶片1pを用いたこと以外は、実施例1と同様にして、主面20pmの面方位が{10−11}であるGaN単結晶基板20pを形成した。かかるGaN単結晶基板20pの{10−11}の主面は、(0001)面に対して62°の傾斜角αを有する。
(Comparative Example 3)
In preparation of the GaN seed crystal substrate 10p, a GaN mother crystal 1 having an average roughness Ra of both main surfaces of 5 nm is a plane parallel to the {10-11} plane (a plane perpendicular to the <10-11> direction). By slicing, GaN mother crystal pieces 1p having a {10-11} main surface are cut out, and the main surfaces are ground and polished so that the average roughness Ra of the main surfaces is 5 nm. A GaN single crystal substrate 20p having a principal plane 20pm of {10-11} was formed in the same manner as in Example 1 except that the mother crystal piece 1p was used. The {10-11} main surface of the GaN single crystal substrate 20p has an inclination angle α of 62 ° with respect to the (0001) plane.

上記のようにして形成されたGaN単結晶基板20pの主面20pm内におけるキャリア濃度について、平均キャリア濃度は4.5×1017cm-3、最低キャリア濃度は3.5×1016cm-3、最高キャリア濃度は7.1×1017cm-3であった。したがって、主面内における平均キャリア濃度に対するキャリア濃度のばらつきは、−92.2%〜+57.8%と大きかった。また、GaN単結晶基板20pの主面20pm内における比抵抗について、平均比抵抗は0.073Ω・cm、最低比抵抗は0.014Ω・cm、最高比抵抗は0.29Ω・cmであった。したがって、主面内における平均比抵抗に対する比抵抗のばらつきは、−81%〜+297%と大きかった。 Regarding the carrier concentration in the main surface 20pm of the GaN single crystal substrate 20p formed as described above, the average carrier concentration is 4.5 × 10 17 cm −3 and the minimum carrier concentration is 3.5 × 10 16 cm −3. The highest carrier concentration was 7.1 × 10 17 cm −3 . Therefore, the variation of the carrier concentration with respect to the average carrier concentration in the main surface was as large as -92.2% to + 57.8%. Further, regarding the specific resistance within the main surface 20pm of the GaN single crystal substrate 20p, the average specific resistance was 0.073 Ω · cm, the minimum specific resistance was 0.014 Ω · cm, and the maximum specific resistance was 0.29 Ω · cm. Therefore, the variation of the specific resistance with respect to the average specific resistance in the main surface was as large as -81% to + 297%.

また、かかるGaN単結晶基板20pを用いて、実施例1と同様にして、GaN系半導体デバイスであるLEDを製造した。製造されたLED(GaN系半導体デバイス100)の主面における輝度について、平均相対輝度は0.55と小さく、相対輝度の標本分散は0.35と大きかった。結果を表1にまとめた。   Further, using this GaN single crystal substrate 20p, an LED which is a GaN-based semiconductor device was manufactured in the same manner as in Example 1. Regarding the luminance on the main surface of the manufactured LED (GaN-based semiconductor device 100), the average relative luminance was as small as 0.55, and the sample variance of the relative luminance was as large as 0.35. The results are summarized in Table 1.

(比較例4)
GaN種結晶基板10pの準備において、両主面の平均粗さRaを5nmとしたGaN母結晶1をその{11−22}面に平行な面(<11−22>方向に垂直な面)でスライスすることにより、{11−22}の主面を有する複数のGaN母結晶片1pを切り出して、それらの主面を研削および研磨してそれらの主面の平均粗さRaを5nmとしたGaN母結晶片1pを用いたこと以外は、実施例1と同様にして、主面20pmの面方位が{11−22}であるGaN単結晶基板20pを形成した。かかるGaN単結晶基板20pの{11−22}の主面は、(0001)面に対して58°の傾斜角αを有する。
(Comparative Example 4)
In the preparation of the GaN seed crystal substrate 10p, the GaN mother crystal 1 having an average roughness Ra of both main surfaces of 5 nm is a plane parallel to the {11-22} plane (a plane perpendicular to the <11-22> direction). By slicing, a plurality of GaN mother crystal pieces 1p having a {11-22} main surface are cut out, and the main surfaces are ground and polished so that the average roughness Ra of the main surfaces is 5 nm. A GaN single crystal substrate 20p having a principal plane 20pm of {11-22} was formed in the same manner as in Example 1 except that the mother crystal piece 1p was used. The {11-22} main surface of the GaN single crystal substrate 20p has an inclination angle α of 58 ° with respect to the (0001) plane.

上記のようにして形成されたGaN単結晶基板20pの主面20pm内におけるキャリア濃度について、平均キャリア濃度は4.9×1017cm-3、最低キャリア濃度は3.1×1016cm-3、最高キャリア濃度は6.8×1017cm-3であった。したがって、主面内における平均キャリア濃度に対するキャリア濃度のばらつきは、−93.7%〜+38.8%と大きかった。また、GaN単結晶基板20pの主面20pm内における比抵抗について、平均比抵抗は0.11Ω・cm、最低比抵抗は0.015Ω・cm、最高比抵抗は0.32Ω・cmであった。したがって、主面内における平均比抵抗に対する比抵抗のばらつきは、−86%〜+190%と大きかった。 Regarding the carrier concentration in the main surface 20pm of the GaN single crystal substrate 20p formed as described above, the average carrier concentration is 4.9 × 10 17 cm −3 and the minimum carrier concentration is 3.1 × 10 16 cm −3. The highest carrier concentration was 6.8 × 10 17 cm −3 . Therefore, the variation of the carrier concentration with respect to the average carrier concentration in the main surface was as large as -93.7% to + 38.8%. Further, regarding the specific resistance within the main surface 20pm of the GaN single crystal substrate 20p, the average specific resistance was 0.11 Ω · cm, the minimum specific resistance was 0.015 Ω · cm, and the maximum specific resistance was 0.32 Ω · cm. Therefore, the variation of the specific resistance with respect to the average specific resistance in the main surface was as large as -86% to + 190%.

また、かかるGaN単結晶基板20pを用いて、実施例1と同様にして、GaN系半導体デバイスであるLEDを製造した。製造されたLED(GaN系半導体デバイス100)の主面における輝度について、平均相対輝度は0.41と小さく、相対輝度の標本分散は0.31と大きかった。結果を表1にまとめた。   Further, using this GaN single crystal substrate 20p, an LED which is a GaN-based semiconductor device was manufactured in the same manner as in Example 1. Regarding the luminance on the main surface of the manufactured LED (GaN-based semiconductor device 100), the average relative luminance was as small as 0.41, and the sample variance of the relative luminance was as large as 0.31. The results are summarized in Table 1.

Figure 0005549157
Figure 0005549157

表1から明らかなように、主面の面方位が(0001)面または(000−1)面に対して65°以上85°以下で傾斜しており、主面内におけるキャリア濃度の分布が実質的に均一(主面内における平均キャリア濃度に対するキャリア濃度のばらつきが±50%以内)であるGaN単結晶基板を用いることにより、主面における平均発光強度が大きく発光強度の分布が実質的に均一(主面内における平均相対輝度に対する相対輝度の標本分散が0.2以下と平均発光強度に対する発光強度のばらつきが小さい)GaN系半導体デバイスが得られた。   As is apparent from Table 1, the plane orientation of the main surface is inclined at 65 ° to 85 ° with respect to the (0001) plane or (000-1) plane, and the carrier concentration distribution in the main plane is substantially Use of a GaN single crystal substrate that is uniformly uniform (within ± 50% of carrier concentration variation with respect to the average carrier concentration in the main surface), the average light emission intensity on the main surface is large and the light emission intensity distribution is substantially uniform. A GaN-based semiconductor device was obtained (the sample dispersion of the relative luminance with respect to the average relative luminance in the main surface was 0.2 or less and the variation in the emission intensity with respect to the average emission intensity was small).

今回開示された実施の形態および実施例はすべての点で例示であって制限的なものではないと考えられるべきである。本発明の範囲は、上記した説明でなくて特許請求の範囲によって示され、特許請求の範囲と均等の意味および範囲内のすべての変更が含まれることが意図される。   It should be understood that the embodiments and examples disclosed herein are illustrative and non-restrictive in every respect. The scope of the present invention is defined by the terms of the claims, rather than the description above, and is intended to include any modifications within the scope and meaning equivalent to the terms of the claims.

1 GaN母結晶、1c,20c (0001)面または(000−1)面、1p GaN母結晶片、1pm,10pm,20pm,20pn 主面、 10p GaN種結晶基板、20 GaN単結晶、20fa,20fb ファセット、20g 結晶成長面、20p GaN単結晶基板、20u,20v 平行な面、100 GaN系半導体デバイス、130 GaN系半導体層、131 n型GaN層、132 発光層、133 p型Al0.18Ga0.82N層、134 p型GaN層、141 p側電極、142 n側電極。 1 GaN mother crystal, 1c, 20c (0001) plane or (000-1) plane, 1p GaN mother crystal piece, 1 pm, 10 pm, 20 pm, 20 pn main surface, 10 p GaN seed crystal substrate, 20 GaN single crystal, 20 fa, 20 fb Facet, 20g crystal growth surface, 20p GaN single crystal substrate, 20u, 20v parallel plane, 100 GaN semiconductor device, 130 GaN semiconductor layer, 131 n-type GaN layer, 132 light emitting layer, 133 p-type Al 0.18 Ga 0.82 N Layer, 134 p-type GaN layer, 141 p-side electrode, 142 n-side electrode.

Claims (6)

主面の面積が10cm2以上であり、
前記主面の面方位が(0001)面または(000−1)面に対して72°以上78°以下で傾斜しており、
前記主面内におけるキャリア濃度のばらつきが前記主面内における平均キャリア濃度に対して±50%以内である、GaN単結晶基板。
The area of the main surface is 10 cm 2 or more,
The plane orientation of the main surface is inclined at 72 ° or more and 78 ° or less with respect to the (0001) plane or the (000-1) plane,
The GaN single crystal substrate, wherein the carrier concentration variation in the main surface is within ± 50% with respect to the average carrier concentration in the main surface.
前記主面内における比抵抗のばらつきが前記主面内における平均比抵抗に対して±50%以内である請求項1に記載のGaN単結晶基板。   2. The GaN single crystal substrate according to claim 1, wherein variation in specific resistance within the main surface is within ± 50% with respect to an average specific resistance within the main surface. 前記主面内における平均比抵抗が0.1Ωcm以下である請求項2に記載のGaN単結晶基板。   The GaN single crystal substrate according to claim 2, wherein an average specific resistance in the main surface is 0.1 Ωcm or less. 請求項1のGaN単結晶基板の製造方法であって、
主面の面積が10cm2以上で、前記主面の面方位が(0001)面または(000−1)面に対して72°以上78°以下で傾斜しているGaN種結晶基板を準備する工程と、
前記GaN種結晶基板の前記主面上にGaN単結晶を成長させる工程と、
前記GaN単結晶を前記GaN種結晶基板の前記主面に平行な面で切り出して前記GaN単結晶基板を形成する工程と、を備えるGaN単結晶基板の製造方法。
A method for producing a GaN single crystal substrate according to claim 1,
Preparing a GaN seed crystal substrate having a principal surface area of 10 cm 2 or more and an orientation of the principal surface that is inclined at 72 ° or more and 78 ° or less with respect to the (0001) plane or the (000-1) plane. When,
Growing a GaN single crystal on the main surface of the GaN seed crystal substrate;
Cutting the GaN single crystal along a plane parallel to the main surface of the GaN seed crystal substrate to form the GaN single crystal substrate.
請求項1のGaN単結晶基板と、前記GaN単結晶基板の前記主面上に形成されている少なくとも1層のGaN系半導体層と、を含むGaN系半導体デバイス。   A GaN-based semiconductor device comprising the GaN single-crystal substrate of claim 1 and at least one GaN-based semiconductor layer formed on the main surface of the GaN single-crystal substrate. 請求項1のGaN単結晶基板を準備する工程と、
前記GaN単結晶基板の前記主面上に少なくとも1層のGaN系半導体層を成長させる工程と、を備えるGaN系半導体デバイスの製造方法。
Preparing the GaN single crystal substrate of claim 1;
And a step of growing at least one GaN-based semiconductor layer on the main surface of the GaN single crystal substrate.
JP2009204977A 2009-09-04 2009-09-04 GaN single crystal substrate and manufacturing method thereof, and GaN-based semiconductor device and manufacturing method thereof Active JP5549157B2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2009204977A JP5549157B2 (en) 2009-09-04 2009-09-04 GaN single crystal substrate and manufacturing method thereof, and GaN-based semiconductor device and manufacturing method thereof
US12/817,753 US8598685B2 (en) 2009-09-04 2010-06-17 GaN single crystal substrate and method of manufacturing thereof and GaN-based semiconductor device and method of manufacturing thereof
CN201010243313.1A CN102011191B (en) 2009-09-04 2010-07-30 GaN single crystal substrate and method of manufacturing thereof and GaN-based semiconductor device and method of manufacturing thereof
US14/075,634 US8823142B2 (en) 2009-09-04 2013-11-08 GaN single crystal substrate having a large area and a main surface whose plane orientation is other than (0001) and (000-1)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009204977A JP5549157B2 (en) 2009-09-04 2009-09-04 GaN single crystal substrate and manufacturing method thereof, and GaN-based semiconductor device and manufacturing method thereof

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2013198602A Division JP2014001138A (en) 2013-09-25 2013-09-25 GaN SINGLE CRYSTAL SUBSTRATE AND METHOD OF MANUFACTURING THE SAME, AND GaN-BASED SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME

Publications (2)

Publication Number Publication Date
JP2011051863A JP2011051863A (en) 2011-03-17
JP5549157B2 true JP5549157B2 (en) 2014-07-16

Family

ID=43941274

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009204977A Active JP5549157B2 (en) 2009-09-04 2009-09-04 GaN single crystal substrate and manufacturing method thereof, and GaN-based semiconductor device and manufacturing method thereof

Country Status (1)

Country Link
JP (1) JP5549157B2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10036099B2 (en) 2008-08-07 2018-07-31 Slt Technologies, Inc. Process for large-scale ammonothermal manufacturing of gallium nitride boules
US9269876B2 (en) 2012-03-06 2016-02-23 Soraa, Inc. Light emitting diodes with low refractive index material layers to reduce light guiding effects
US10145026B2 (en) 2012-06-04 2018-12-04 Slt Technologies, Inc. Process for large-scale ammonothermal manufacturing of semipolar gallium nitride boules
JP5929599B2 (en) * 2012-07-31 2016-06-08 三菱化学株式会社 Group 13 nitride substrate and manufacturing method thereof
US9761763B2 (en) 2012-12-21 2017-09-12 Soraa, Inc. Dense-luminescent-materials-coated violet LEDs

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3350992B2 (en) * 1993-02-05 2002-11-25 住友電気工業株式会社 Diamond synthesis method
JP4915128B2 (en) * 2005-04-11 2012-04-11 日亜化学工業株式会社 Nitride semiconductor wafer and method for manufacturing the same
KR101351396B1 (en) * 2005-06-01 2014-02-07 재팬 사이언스 앤드 테크놀로지 에이젼시 Technique for the growth and fabrication of semipolar (Ga,Al,In,B)N thin films, heterostructures, and devices
JP5332168B2 (en) * 2006-11-17 2013-11-06 住友電気工業株式会社 Method for producing group III nitride crystal

Also Published As

Publication number Publication date
JP2011051863A (en) 2011-03-17

Similar Documents

Publication Publication Date Title
US8823142B2 (en) GaN single crystal substrate having a large area and a main surface whose plane orientation is other than (0001) and (000-1)
EP2003696B1 (en) GaN substrate, substrate with epitaxial layer, semiconductor device and method of manufacturing GaN substrate
KR100629558B1 (en) GaN SINGLE CRYSTALLINE SUBSTRATE AND METHOD OF PRODUCING THE SAME
US20180269351A1 (en) Indium gallium nitride light emitting devices
JP4462251B2 (en) III-V nitride semiconductor substrate and III-V nitride light emitting device
JP4952547B2 (en) GaN substrate, substrate with epitaxial layer, semiconductor device, and method of manufacturing GaN substrate
WO2008096168A1 (en) Production of semiconductor devices
TW200928017A (en) III nitride crystal substrate, and light-emitting device and method of its manufacture
JP5549157B2 (en) GaN single crystal substrate and manufacturing method thereof, and GaN-based semiconductor device and manufacturing method thereof
JP6704387B2 (en) Substrate for growing nitride semiconductor, method of manufacturing the same, semiconductor device, and method of manufacturing the same
JP2011042542A (en) Method for producing group iii nitride substrate, and group iii nitride substrate
JP6925141B2 (en) Semiconductor substrates, semiconductor light emitting devices and lamps
JP5065625B2 (en) Manufacturing method of GaN single crystal substrate
JP5446945B2 (en) Nitride semiconductor single crystal and method for manufacturing nitride semiconductor substrate
TW200939536A (en) Nitride semiconductor and method for manufacturing same
JP5549158B2 (en) GaN single crystal substrate and manufacturing method thereof, and GaN-based semiconductor device and manufacturing method thereof
JP5822190B2 (en) Multi-wavelength light emitting device and manufacturing method thereof
JP2004063819A (en) Method for manufacturing crystal growth substrate and semiconductor light-emitting element
JP5515341B2 (en) Group III nitride crystal growth method
GB2470097A (en) Epitaxial overgrowth
JP2014001137A (en) GaN SINGLE CRYSTAL SUBSTRATE AND METHOD OF MANUFACTURING THE SAME, AND GaN-BASED SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
JP5471251B2 (en) GaN single crystal substrate and GaN-based semiconductor device
JP2014001138A (en) GaN SINGLE CRYSTAL SUBSTRATE AND METHOD OF MANUFACTURING THE SAME, AND GaN-BASED SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
JP2009001470A (en) Manufacturing process of group iii nitride crystal, group iii nitride substrate and group iii nitride semiconductor device
JP3928536B2 (en) Method for manufacturing boron phosphide single crystal substrate

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120523

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130308

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130319

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130520

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20130625

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130925

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20131125

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20140422

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20140505

R150 Certificate of patent or registration of utility model

Ref document number: 5549157

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350