JP5436422B2 - 高インテグリティと高可用性のコンピュータ処理モジュール - Google Patents
高インテグリティと高可用性のコンピュータ処理モジュール Download PDFInfo
- Publication number
- JP5436422B2 JP5436422B2 JP2010518384A JP2010518384A JP5436422B2 JP 5436422 B2 JP5436422 B2 JP 5436422B2 JP 2010518384 A JP2010518384 A JP 2010518384A JP 2010518384 A JP2010518384 A JP 2010518384A JP 5436422 B2 JP5436422 B2 JP 5436422B2
- Authority
- JP
- Japan
- Prior art keywords
- lane
- module
- processing
- data
- lanes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
- G06F11/1687—Temporal synchronisation or re-synchronisation of redundant processing components at event level, e.g. by interrupt or result of polling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/14—Time supervision arrangements, e.g. real time clock
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
- G06F11/1683—Temporal synchronisation or re-synchronisation of redundant processing components at instruction level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/845—Systems in which the redundancy can be transformed in increased performance
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Hardware Redundancy (AREA)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US93504407P | 2007-07-24 | 2007-07-24 | |
US60/935,044 | 2007-07-24 | ||
US13871708A | 2008-06-13 | 2008-06-13 | |
US12/138,717 | 2008-06-13 | ||
PCT/US2008/071023 WO2009015276A2 (en) | 2007-07-24 | 2008-07-24 | High integrity and high availability computer processing module |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2010534888A JP2010534888A (ja) | 2010-11-11 |
JP2010534888A5 JP2010534888A5 (pt) | 2013-03-28 |
JP5436422B2 true JP5436422B2 (ja) | 2014-03-05 |
Family
ID=40149643
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2010518384A Expired - Fee Related JP5436422B2 (ja) | 2007-07-24 | 2008-07-24 | 高インテグリティと高可用性のコンピュータ処理モジュール |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP2174221A2 (pt) |
JP (1) | JP5436422B2 (pt) |
CN (1) | CN101861569B (pt) |
BR (1) | BRPI0813077B8 (pt) |
CA (1) | CA2694198C (pt) |
WO (1) | WO2009015276A2 (pt) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102011078630A1 (de) * | 2011-07-05 | 2013-01-10 | Robert Bosch Gmbh | Verfahren zum Einrichten einer Anordnung technischer Einheiten |
US8924780B2 (en) | 2011-11-10 | 2014-12-30 | Ge Aviation Systems Llc | Method of providing high integrity processing |
CN104699550B (zh) * | 2014-12-05 | 2017-09-12 | 中国航空工业集团公司第六三一研究所 | 一种基于lockstep架构的错误恢复方法 |
JP6368034B2 (ja) * | 2015-03-20 | 2018-08-01 | ルネサスエレクトロニクス株式会社 | データ処理装置 |
US10599513B2 (en) * | 2017-11-21 | 2020-03-24 | The Boeing Company | Message synchronization system |
US10802932B2 (en) | 2017-12-04 | 2020-10-13 | Nxp Usa, Inc. | Data processing system having lockstep operation |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA2003338A1 (en) * | 1987-11-09 | 1990-06-09 | Richard W. Cutts, Jr. | Synchronization of fault-tolerant computer system having multiple processors |
US5226152A (en) * | 1990-12-07 | 1993-07-06 | Motorola, Inc. | Functional lockstep arrangement for redundant processors |
JP3123844B2 (ja) * | 1992-12-18 | 2001-01-15 | 日本電気通信システム株式会社 | 二重化装置 |
US6327668B1 (en) * | 1998-06-30 | 2001-12-04 | Sun Microsystems, Inc. | Determinism in a multiprocessor computer system and monitor and processor therefor |
US6615366B1 (en) * | 1999-12-21 | 2003-09-02 | Intel Corporation | Microprocessor with dual execution core operable in high reliability mode |
EP1398700A1 (de) * | 2002-09-12 | 2004-03-17 | Siemens Aktiengesellschaft | Verfahren und Schaltungsanordnung zur Synchronisation redundanter Verarbeitungseinheiten |
US7290169B2 (en) * | 2004-04-06 | 2007-10-30 | Hewlett-Packard Development Company, L.P. | Core-level processor lockstepping |
KR20070062567A (ko) * | 2004-10-25 | 2007-06-15 | 로베르트 보쉬 게엠베하 | 적어도 2개의 처리 유닛들을 갖는 컴퓨터 시스템에서 모드전환 및 신호 비교를 위한 방법 및 장치 |
CN100392420C (zh) * | 2005-03-17 | 2008-06-04 | 上海华虹集成电路有限责任公司 | 非接触式应用芯片的多通道测试仪 |
US8826288B2 (en) * | 2005-04-19 | 2014-09-02 | Hewlett-Packard Development Company, L.P. | Computing with both lock-step and free-step processor modes |
-
2008
- 2008-07-24 EP EP08796546A patent/EP2174221A2/en not_active Withdrawn
- 2008-07-24 JP JP2010518384A patent/JP5436422B2/ja not_active Expired - Fee Related
- 2008-07-24 CN CN200880109465.3A patent/CN101861569B/zh active Active
- 2008-07-24 CA CA2694198A patent/CA2694198C/en not_active Expired - Fee Related
- 2008-07-24 WO PCT/US2008/071023 patent/WO2009015276A2/en active Application Filing
- 2008-07-24 BR BRPI0813077A patent/BRPI0813077B8/pt not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
WO2009015276A3 (en) | 2009-07-23 |
CN101861569A (zh) | 2010-10-13 |
EP2174221A2 (en) | 2010-04-14 |
BRPI0813077A2 (pt) | 2017-06-20 |
JP2010534888A (ja) | 2010-11-11 |
BRPI0813077B8 (pt) | 2020-02-27 |
CN101861569B (zh) | 2014-03-19 |
CA2694198C (en) | 2017-08-08 |
WO2009015276A2 (en) | 2009-01-29 |
BRPI0813077B1 (pt) | 2020-01-28 |
CA2694198A1 (en) | 2009-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7987385B2 (en) | Method for high integrity and high availability computer processing | |
JP5436422B2 (ja) | 高インテグリティと高可用性のコンピュータ処理モジュール | |
US8020041B2 (en) | Method and computer system for making a computer have high availability | |
US9329958B2 (en) | Efficient incremental checkpointing of virtual devices | |
EP1380952B1 (en) | Fault-tolerant computer system, re-synchronization method thereof and re-synchronization program thereof | |
US8205201B2 (en) | Process for maintaining execution synchronization between several asynchronous processors working in parallel and in a redundant manner | |
US20160092320A1 (en) | Electronic fault detection unit | |
CA2335709C (en) | Synchronization of processors in a fault tolerant multi-processor system | |
CN107451019B (zh) | 处理器核心中的自测试 | |
US7581222B2 (en) | Software barrier synchronization | |
JPH0833874B2 (ja) | 複数のプロセッサを同期する装置 | |
US10445169B2 (en) | Temporal relationship extension of state machine observer | |
CN102799212B (zh) | 用于多核多处理器并行系统的全局时钟系统及其使用方法 | |
EP3210115A1 (en) | Improved efficiency for coordinated start interpretive execution exit for a multithreaded processor | |
WO2016033755A1 (zh) | 任务处理装置、电子设备及方法 | |
US9311137B2 (en) | Delaying interrupts for a transactional-execution facility | |
Scales et al. | The design and evaluation of a practical system for fault-tolerant virtual machines | |
CN107111532B (zh) | 计算不确定性情况下的恢复和容错 | |
Ramanathan et al. | Checkpointing and Rollback Recovery in a Distributed System Using Common Time Base. | |
CN101526831B (zh) | 用于在多个时钟域之间提升确定性的装置、方法和系统 | |
CA2826568C (en) | System and method for controlling processor instruction execution | |
WO2011116672A1 (zh) | 为共享代码段打补丁的方法及装置 | |
CN108052420B (zh) | 基于Zynq-7000的双核ARM处理器抗单粒子翻转防护方法 | |
US9898301B2 (en) | Framework to provide time bound execution of co-processor commands | |
CN114020095B (zh) | 一种基于时钟对齐与同步的双处理器锁步系统 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20110708 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130207 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20130313 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130319 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130613 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130716 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131011 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20131112 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20131210 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |