CA2694198C - High integrity and high availability computer processing module - Google Patents
High integrity and high availability computer processing module Download PDFInfo
- Publication number
- CA2694198C CA2694198C CA2694198A CA2694198A CA2694198C CA 2694198 C CA2694198 C CA 2694198C CA 2694198 A CA2694198 A CA 2694198A CA 2694198 A CA2694198 A CA 2694198A CA 2694198 C CA2694198 C CA 2694198C
- Authority
- CA
- Canada
- Prior art keywords
- lane
- module
- integrity
- lanes
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
- G06F11/1687—Temporal synchronisation or re-synchronisation of redundant processing components at event level, e.g. by interrupt or result of polling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/14—Time supervision arrangements, e.g. real time clock
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
- G06F11/1683—Temporal synchronisation or re-synchronisation of redundant processing components at instruction level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/845—Systems in which the redundancy can be transformed in increased performance
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Hardware Redundancy (AREA)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US93504407P | 2007-07-24 | 2007-07-24 | |
US60/935,044 | 2007-07-24 | ||
US13871708A | 2008-06-13 | 2008-06-13 | |
US12/138,717 | 2008-06-13 | ||
PCT/US2008/071023 WO2009015276A2 (en) | 2007-07-24 | 2008-07-24 | High integrity and high availability computer processing module |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2694198A1 CA2694198A1 (en) | 2009-01-29 |
CA2694198C true CA2694198C (en) | 2017-08-08 |
Family
ID=40149643
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA2694198A Expired - Fee Related CA2694198C (en) | 2007-07-24 | 2008-07-24 | High integrity and high availability computer processing module |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP2174221A2 (pt) |
JP (1) | JP5436422B2 (pt) |
CN (1) | CN101861569B (pt) |
BR (1) | BRPI0813077B8 (pt) |
CA (1) | CA2694198C (pt) |
WO (1) | WO2009015276A2 (pt) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10802932B2 (en) | 2017-12-04 | 2020-10-13 | Nxp Usa, Inc. | Data processing system having lockstep operation |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102011078630A1 (de) * | 2011-07-05 | 2013-01-10 | Robert Bosch Gmbh | Verfahren zum Einrichten einer Anordnung technischer Einheiten |
US8924780B2 (en) | 2011-11-10 | 2014-12-30 | Ge Aviation Systems Llc | Method of providing high integrity processing |
CN104699550B (zh) * | 2014-12-05 | 2017-09-12 | 中国航空工业集团公司第六三一研究所 | 一种基于lockstep架构的错误恢复方法 |
JP6368034B2 (ja) * | 2015-03-20 | 2018-08-01 | ルネサスエレクトロニクス株式会社 | データ処理装置 |
US10599513B2 (en) * | 2017-11-21 | 2020-03-24 | The Boeing Company | Message synchronization system |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA2003338A1 (en) * | 1987-11-09 | 1990-06-09 | Richard W. Cutts, Jr. | Synchronization of fault-tolerant computer system having multiple processors |
US5226152A (en) * | 1990-12-07 | 1993-07-06 | Motorola, Inc. | Functional lockstep arrangement for redundant processors |
JP3123844B2 (ja) * | 1992-12-18 | 2001-01-15 | 日本電気通信システム株式会社 | 二重化装置 |
US6327668B1 (en) * | 1998-06-30 | 2001-12-04 | Sun Microsystems, Inc. | Determinism in a multiprocessor computer system and monitor and processor therefor |
US6615366B1 (en) * | 1999-12-21 | 2003-09-02 | Intel Corporation | Microprocessor with dual execution core operable in high reliability mode |
EP1398700A1 (de) * | 2002-09-12 | 2004-03-17 | Siemens Aktiengesellschaft | Verfahren und Schaltungsanordnung zur Synchronisation redundanter Verarbeitungseinheiten |
US7290169B2 (en) * | 2004-04-06 | 2007-10-30 | Hewlett-Packard Development Company, L.P. | Core-level processor lockstepping |
KR20070062567A (ko) * | 2004-10-25 | 2007-06-15 | 로베르트 보쉬 게엠베하 | 적어도 2개의 처리 유닛들을 갖는 컴퓨터 시스템에서 모드전환 및 신호 비교를 위한 방법 및 장치 |
CN100392420C (zh) * | 2005-03-17 | 2008-06-04 | 上海华虹集成电路有限责任公司 | 非接触式应用芯片的多通道测试仪 |
US8826288B2 (en) * | 2005-04-19 | 2014-09-02 | Hewlett-Packard Development Company, L.P. | Computing with both lock-step and free-step processor modes |
-
2008
- 2008-07-24 EP EP08796546A patent/EP2174221A2/en not_active Withdrawn
- 2008-07-24 JP JP2010518384A patent/JP5436422B2/ja not_active Expired - Fee Related
- 2008-07-24 CN CN200880109465.3A patent/CN101861569B/zh active Active
- 2008-07-24 CA CA2694198A patent/CA2694198C/en not_active Expired - Fee Related
- 2008-07-24 WO PCT/US2008/071023 patent/WO2009015276A2/en active Application Filing
- 2008-07-24 BR BRPI0813077A patent/BRPI0813077B8/pt not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10802932B2 (en) | 2017-12-04 | 2020-10-13 | Nxp Usa, Inc. | Data processing system having lockstep operation |
Also Published As
Publication number | Publication date |
---|---|
WO2009015276A3 (en) | 2009-07-23 |
CN101861569A (zh) | 2010-10-13 |
EP2174221A2 (en) | 2010-04-14 |
BRPI0813077A2 (pt) | 2017-06-20 |
JP2010534888A (ja) | 2010-11-11 |
BRPI0813077B8 (pt) | 2020-02-27 |
CN101861569B (zh) | 2014-03-19 |
WO2009015276A2 (en) | 2009-01-29 |
BRPI0813077B1 (pt) | 2020-01-28 |
JP5436422B2 (ja) | 2014-03-05 |
CA2694198A1 (en) | 2009-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7987385B2 (en) | Method for high integrity and high availability computer processing | |
CA2434494C (en) | Fault-tolerant computer system, re-synchronization method thereof and re-synchronization program thereof | |
US7107484B2 (en) | Fault-tolerant computer system, re-synchronization method thereof and re-synchronization program thereof | |
Bernick et al. | NonStop/spl reg/advanced architecture | |
US5968185A (en) | Transparent fault tolerant computer system | |
EP1495571B1 (en) | Transparent consistent semi-active and passive replication of multithreaded application programs | |
CA2694198C (en) | High integrity and high availability computer processing module | |
US8020041B2 (en) | Method and computer system for making a computer have high availability | |
Bressoud | TFT: A software system for application-transparent fault tolerance | |
CN107451019B (zh) | 处理器核心中的自测试 | |
CN101313281A (zh) | 用于在包括至少两个具有寄存器的执行单元的系统中消除错误的装置和方法 | |
WO1997022930A9 (en) | Transparent fault tolerant computer system | |
US6772367B1 (en) | Software fault tolerance of concurrent programs using controlled re-execution | |
CN108052420B (zh) | 基于Zynq-7000的双核ARM处理器抗单粒子翻转防护方法 | |
CA2435001C (en) | Fault-tolerant computer system, re-synchronization method thereof and re-synchronization program thereof | |
Rodriguez et al. | Formal specification for building robust real-time microkernels | |
de la Cámara et al. | Model extraction for arinc 653 based avionics software | |
EP2963550B1 (en) | Systems and methods for synchronizing microprocessors while ensuring cross-processor state and data integrity | |
US7475385B2 (en) | Cooperating test triggers | |
Lasnier et al. | Architectural and behavioral modeling with aadl for fault tolerant embedded systems | |
Lasnier et al. | Behavioral modular description of fault tolerant distributed systems with aadl behavioral annex | |
CN118363798B (zh) | 一种基于Lockstep模式的故障处理方法及装置 | |
Gujarati et al. | Achal: Building highly reliable networked control systems | |
Barbosa et al. | On the integrity of lightweight checkpoints | |
WO2001027764A1 (en) | Software fault tolerance of concurrent programs using controlled re-execution |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request |
Effective date: 20130516 |
|
MKLA | Lapsed |
Effective date: 20210726 |