JP5419107B2 - マルチコア処理システム - Google Patents

マルチコア処理システム Download PDF

Info

Publication number
JP5419107B2
JP5419107B2 JP2011505052A JP2011505052A JP5419107B2 JP 5419107 B2 JP5419107 B2 JP 5419107B2 JP 2011505052 A JP2011505052 A JP 2011505052A JP 2011505052 A JP2011505052 A JP 2011505052A JP 5419107 B2 JP5419107 B2 JP 5419107B2
Authority
JP
Japan
Prior art keywords
core
packet
processor core
consistency
information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2011505052A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011517003A5 (https=
JP2011517003A (ja
Inventor
サード ペリー エイチ． ペレー、ザ
ピー． フークストラ、ジョージ
エフ．シー． ペソア、ルシオ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2011517003A publication Critical patent/JP2011517003A/ja
Publication of JP2011517003A5 publication Critical patent/JP2011517003A5/ja
Application granted granted Critical
Publication of JP5419107B2 publication Critical patent/JP5419107B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP2011505052A 2008-04-15 2009-02-16 マルチコア処理システム Active JP5419107B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/103,250 US7941637B2 (en) 2008-04-15 2008-04-15 Groups of serially coupled processor cores propagating memory write packet while maintaining coherency within each group towards a switch coupled to memory partitions
US12/103,250 2008-04-15
PCT/US2009/034189 WO2009128981A1 (en) 2008-04-15 2009-02-16 Multi-core processing system

Publications (3)

Publication Number Publication Date
JP2011517003A JP2011517003A (ja) 2011-05-26
JP2011517003A5 JP2011517003A5 (https=) 2012-04-05
JP5419107B2 true JP5419107B2 (ja) 2014-02-19

Family

ID=41164943

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011505052A Active JP5419107B2 (ja) 2008-04-15 2009-02-16 マルチコア処理システム

Country Status (6)

Country Link
US (2) US7941637B2 (https=)
JP (1) JP5419107B2 (https=)
KR (1) KR20110000741A (https=)
CN (1) CN101999115B (https=)
TW (1) TW200945048A (https=)
WO (1) WO2009128981A1 (https=)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107636638A (zh) * 2015-05-21 2018-01-26 高盛有限责任公司 通用并行计算架构
US11449452B2 (en) 2015-05-21 2022-09-20 Goldman Sachs & Co. LLC General-purpose parallel computing architecture

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8547971B1 (en) 2009-01-07 2013-10-01 Marvell Israel (M.I.S.L) Ltd. Multi-stage switching system
US8358651B1 (en) 2009-09-21 2013-01-22 Marvell International Ltd. Switch device having a plurality of processing cores
US9460038B2 (en) * 2010-12-22 2016-10-04 Via Technologies, Inc. Multi-core microprocessor internal bypass bus
US9172659B1 (en) 2011-07-12 2015-10-27 Marvell Israel (M.I.S.L.) Ltd. Network traffic routing in a modular switching device
US9372724B2 (en) * 2014-04-01 2016-06-21 Freescale Semiconductor, Inc. System and method for conditional task switching during ordering scope transitions
US9372723B2 (en) * 2014-04-01 2016-06-21 Freescale Semiconductor, Inc. System and method for conditional task switching during ordering scope transitions
US9733981B2 (en) 2014-06-10 2017-08-15 Nxp Usa, Inc. System and method for conditional task switching during ordering scope transitions
US9448741B2 (en) 2014-09-24 2016-09-20 Freescale Semiconductor, Inc. Piggy-back snoops for non-coherent memory transactions within distributed processing systems
US10904150B1 (en) 2016-02-02 2021-01-26 Marvell Israel (M.I.S.L) Ltd. Distributed dynamic load balancing in network systems
US10866753B2 (en) * 2018-04-03 2020-12-15 Xilinx, Inc. Data processing engine arrangement in a device
CN112948282A (zh) * 2019-12-31 2021-06-11 北京忆芯科技有限公司 用于数据快速查找的计算加速系统
CN115668125A (zh) * 2020-08-31 2023-01-31 麦姆瑞克斯公司 存储器处理单元架构映射技术
US12086066B1 (en) * 2023-03-15 2024-09-10 Cornami, Inc. Cache architecture for a massively parallel processing array

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4710868A (en) * 1984-06-29 1987-12-01 International Business Machines Corporation Interconnect scheme for shared memory local networks
JPH07104923B2 (ja) * 1988-12-28 1995-11-13 工業技術院長 並列画像表示処理方法
US7106742B1 (en) 2000-01-13 2006-09-12 Mercury Computer Systems, Inc. Method and system for link fabric error detection and message flow control
US6754752B2 (en) 2000-01-13 2004-06-22 Freescale Semiconductor, Inc. Multiple memory coherence groups in a single system and method therefor
US7031258B1 (en) 2000-01-13 2006-04-18 Mercury Computer Systems, Inc. Digital data system with link level message flow control
US6862283B2 (en) 2000-01-13 2005-03-01 Freescale Semiconductor, Inc. Method and apparatus for maintaining packet ordering with error recovery among multiple outstanding packets between two devices
US6678773B2 (en) 2000-01-13 2004-01-13 Motorola, Inc. Bus protocol independent method and structure for managing transaction priority, ordering and deadlocks in a multi-processing system
US6996651B2 (en) 2002-07-29 2006-02-07 Freescale Semiconductor, Inc. On chip network with memory device address decoding
CN1320464C (zh) * 2003-10-23 2007-06-06 英特尔公司 用于维持共享高速缓存一致性的方法和设备
JP2005135359A (ja) * 2003-10-31 2005-05-26 Hitachi Hybrid Network Co Ltd データ処理装置
US7243205B2 (en) 2003-11-13 2007-07-10 Intel Corporation Buffered memory module with implicit to explicit memory command expansion
US7590797B2 (en) 2004-04-08 2009-09-15 Micron Technology, Inc. System and method for optimizing interconnections of components in a multichip memory module
US7240160B1 (en) * 2004-06-30 2007-07-03 Sun Microsystems, Inc. Multiple-core processor with flexible cache directory scheme
US20060143384A1 (en) * 2004-12-27 2006-06-29 Hughes Christopher J System and method for non-uniform cache in a multi-core processor
US7412353B2 (en) * 2005-09-28 2008-08-12 Intel Corporation Reliable computing with a many-core processor
US7624250B2 (en) * 2005-12-05 2009-11-24 Intel Corporation Heterogeneous multi-core processor having dedicated connections between processor cores
US20070168620A1 (en) * 2006-01-19 2007-07-19 Sicortex, Inc. System and method of multi-core cache coherency

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107636638A (zh) * 2015-05-21 2018-01-26 高盛有限责任公司 通用并行计算架构
CN107636638B (zh) * 2015-05-21 2021-10-26 高盛有限责任公司 通用并行计算架构
US11449452B2 (en) 2015-05-21 2022-09-20 Goldman Sachs & Co. LLC General-purpose parallel computing architecture

Also Published As

Publication number Publication date
TW200945048A (en) 2009-11-01
CN101999115B (zh) 2014-04-02
KR20110000741A (ko) 2011-01-05
US20110093660A1 (en) 2011-04-21
WO2009128981A1 (en) 2009-10-22
US7941637B2 (en) 2011-05-10
US20090259825A1 (en) 2009-10-15
US8090913B2 (en) 2012-01-03
JP2011517003A (ja) 2011-05-26
CN101999115A (zh) 2011-03-30

Similar Documents

Publication Publication Date Title
JP5419107B2 (ja) マルチコア処理システム
CN101076790B (zh) 动态多群集系统重新配置
US9009372B2 (en) Processor and control method for processor
US10503688B2 (en) Multiple transaction data flow control unit for high-speed interconnect
US9208110B2 (en) Raw memory transaction support
US8046516B2 (en) Cache coherent switch device
JPH11134312A (ja) 分散共有メモリ多重プロセッサシステム
KR20000052493A (ko) 공유된 개입 지원을 가지는 비균등 메모리 액세스 데이터처리 시스템
KR102092660B1 (ko) Ｃｐｕ 및 다중 ｃｐｕ 시스템 관리 방법
EP3619614B1 (en) Cache coherent node controller for scale-up shared memory systems
US8782468B2 (en) Methods and tools to debug complex multi-core, multi-socket QPI based system
US9392062B2 (en) Optimized ring protocols and techniques
US10628365B2 (en) Packet tunneling for multi-node, multi-socket systems
US20190129884A1 (en) Node controller direct socket group memory access
EP1701267B1 (en) Address snoop method and multi-processor system
CN1318991C (zh) 具有对多个相干性区组支持的数据传送装置
US20060179356A1 (en) Method to use fabric initialization to test functionality of all inter-chip paths between processors in system

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120216

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120216

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20120227

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130717

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130723

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130925

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20131022

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20131113

R150 Certificate of patent or registration of utility model

Ref document number: 5419107

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250