CN101999115B - 多核处理系统 - Google Patents

多核处理系统 Download PDF

Info

Publication number
CN101999115B
CN101999115B CN200980112853.1A CN200980112853A CN101999115B CN 101999115 B CN101999115 B CN 101999115B CN 200980112853 A CN200980112853 A CN 200980112853A CN 101999115 B CN101999115 B CN 101999115B
Authority
CN
China
Prior art keywords
coherency
group
core
processor cores
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN200980112853.1A
Other languages
English (en)
Chinese (zh)
Other versions
CN101999115A (zh
Inventor
P·H·佩利三世
G·P·霍克斯特拉
L·F·C·帕梭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zenith Investment LLC
Apple Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of CN101999115A publication Critical patent/CN101999115A/zh
Application granted granted Critical
Publication of CN101999115B publication Critical patent/CN101999115B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CN200980112853.1A 2008-04-15 2009-02-16 多核处理系统 Expired - Fee Related CN101999115B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/103,250 US7941637B2 (en) 2008-04-15 2008-04-15 Groups of serially coupled processor cores propagating memory write packet while maintaining coherency within each group towards a switch coupled to memory partitions
US12/103,250 2008-04-15
PCT/US2009/034189 WO2009128981A1 (en) 2008-04-15 2009-02-16 Multi-core processing system

Publications (2)

Publication Number Publication Date
CN101999115A CN101999115A (zh) 2011-03-30
CN101999115B true CN101999115B (zh) 2014-04-02

Family

ID=41164943

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200980112853.1A Expired - Fee Related CN101999115B (zh) 2008-04-15 2009-02-16 多核处理系统

Country Status (6)

Country Link
US (2) US7941637B2 (https=)
JP (1) JP5419107B2 (https=)
KR (1) KR20110000741A (https=)
CN (1) CN101999115B (https=)
TW (1) TW200945048A (https=)
WO (1) WO2009128981A1 (https=)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8547971B1 (en) 2009-01-07 2013-10-01 Marvell Israel (M.I.S.L) Ltd. Multi-stage switching system
US8358651B1 (en) 2009-09-21 2013-01-22 Marvell International Ltd. Switch device having a plurality of processing cores
US9460038B2 (en) * 2010-12-22 2016-10-04 Via Technologies, Inc. Multi-core microprocessor internal bypass bus
US9172659B1 (en) 2011-07-12 2015-10-27 Marvell Israel (M.I.S.L.) Ltd. Network traffic routing in a modular switching device
US9372724B2 (en) * 2014-04-01 2016-06-21 Freescale Semiconductor, Inc. System and method for conditional task switching during ordering scope transitions
US9372723B2 (en) * 2014-04-01 2016-06-21 Freescale Semiconductor, Inc. System and method for conditional task switching during ordering scope transitions
US9733981B2 (en) 2014-06-10 2017-08-15 Nxp Usa, Inc. System and method for conditional task switching during ordering scope transitions
US9448741B2 (en) 2014-09-24 2016-09-20 Freescale Semiconductor, Inc. Piggy-back snoops for non-coherent memory transactions within distributed processing systems
US11449452B2 (en) * 2015-05-21 2022-09-20 Goldman Sachs & Co. LLC General-purpose parallel computing architecture
ES2929626T3 (es) * 2015-05-21 2022-11-30 Goldman Sachs & Co Llc Arquitectura de computación paralela de propósito general
US10904150B1 (en) 2016-02-02 2021-01-26 Marvell Israel (M.I.S.L) Ltd. Distributed dynamic load balancing in network systems
US10866753B2 (en) * 2018-04-03 2020-12-15 Xilinx, Inc. Data processing engine arrangement in a device
CN112948282A (zh) * 2019-12-31 2021-06-11 北京忆芯科技有限公司 用于数据快速查找的计算加速系统
CN115668125A (zh) * 2020-08-31 2023-01-31 麦姆瑞克斯公司 存储器处理单元架构映射技术
US12086066B1 (en) * 2023-03-15 2024-09-10 Cornami, Inc. Cache architecture for a massively parallel processing array

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1609823A (zh) * 2003-10-23 2005-04-27 英特尔公司 用于维持共享高速缓存一致性的方法和设备
US20070130445A1 (en) * 2005-12-05 2007-06-07 Intel Corporation Heterogeneous multi-core processor having dedicated connections between processor cores
CN101088075A (zh) * 2004-12-27 2007-12-12 英特尔公司 用于多核处理器中非一致性高速缓存的系统和方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4710868A (en) * 1984-06-29 1987-12-01 International Business Machines Corporation Interconnect scheme for shared memory local networks
JPH07104923B2 (ja) * 1988-12-28 1995-11-13 工業技術院長 並列画像表示処理方法
US7106742B1 (en) 2000-01-13 2006-09-12 Mercury Computer Systems, Inc. Method and system for link fabric error detection and message flow control
US6754752B2 (en) 2000-01-13 2004-06-22 Freescale Semiconductor, Inc. Multiple memory coherence groups in a single system and method therefor
US7031258B1 (en) 2000-01-13 2006-04-18 Mercury Computer Systems, Inc. Digital data system with link level message flow control
US6862283B2 (en) 2000-01-13 2005-03-01 Freescale Semiconductor, Inc. Method and apparatus for maintaining packet ordering with error recovery among multiple outstanding packets between two devices
US6678773B2 (en) 2000-01-13 2004-01-13 Motorola, Inc. Bus protocol independent method and structure for managing transaction priority, ordering and deadlocks in a multi-processing system
US6996651B2 (en) 2002-07-29 2006-02-07 Freescale Semiconductor, Inc. On chip network with memory device address decoding
JP2005135359A (ja) * 2003-10-31 2005-05-26 Hitachi Hybrid Network Co Ltd データ処理装置
US7243205B2 (en) 2003-11-13 2007-07-10 Intel Corporation Buffered memory module with implicit to explicit memory command expansion
US7590797B2 (en) 2004-04-08 2009-09-15 Micron Technology, Inc. System and method for optimizing interconnections of components in a multichip memory module
US7240160B1 (en) * 2004-06-30 2007-07-03 Sun Microsystems, Inc. Multiple-core processor with flexible cache directory scheme
US7412353B2 (en) * 2005-09-28 2008-08-12 Intel Corporation Reliable computing with a many-core processor
US20070168620A1 (en) * 2006-01-19 2007-07-19 Sicortex, Inc. System and method of multi-core cache coherency

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1609823A (zh) * 2003-10-23 2005-04-27 英特尔公司 用于维持共享高速缓存一致性的方法和设备
CN101088075A (zh) * 2004-12-27 2007-12-12 英特尔公司 用于多核处理器中非一致性高速缓存的系统和方法
US20070130445A1 (en) * 2005-12-05 2007-06-07 Intel Corporation Heterogeneous multi-core processor having dedicated connections between processor cores

Also Published As

Publication number Publication date
JP5419107B2 (ja) 2014-02-19
TW200945048A (en) 2009-11-01
KR20110000741A (ko) 2011-01-05
US20110093660A1 (en) 2011-04-21
WO2009128981A1 (en) 2009-10-22
US7941637B2 (en) 2011-05-10
US20090259825A1 (en) 2009-10-15
US8090913B2 (en) 2012-01-03
JP2011517003A (ja) 2011-05-26
CN101999115A (zh) 2011-03-30

Similar Documents

Publication Publication Date Title
CN101999115B (zh) 多核处理系统
CN101076790B (zh) 动态多群集系统重新配置
KR100308323B1 (ko) 공유된 개입 지원을 가지는 비균등 메모리 액세스 데이터처리 시스템
US8751714B2 (en) Implementing quickpath interconnect protocol over a PCIe interface
KR100465583B1 (ko) 판독 요청을 원격 처리 노드에 추론적으로 전송하는 비정형 메모리 액세스 데이터 처리 시스템 및 이 시스템에서의 통신 방법
JP5005631B2 (ja) 複数のコアキャッシュ・クラスタ間の包括的共有キャッシュの提供
EP4016309B1 (en) System, apparatus and method for handling multi-protocol traffic in data link layer circuitry
US10503688B2 (en) Multiple transaction data flow control unit for high-speed interconnect
US8510512B2 (en) Memory coherence directory supporting remotely sourced requests of nodal scope
US8046516B2 (en) Cache coherent switch device
KR20000076539A (ko) 공유 인터벤션을 지원하는 비균등 메모리접근 데이터처리시스템
WO2013081580A1 (en) Raw memory transaction support
EP3619614B1 (en) Cache coherent node controller for scale-up shared memory systems
US8782468B2 (en) Methods and tools to debug complex multi-core, multi-socket QPI based system
JP4621604B2 (ja) バス装置、バスシステムおよび情報転送方法
US8898393B2 (en) Optimized ring protocols and techniques
CN100587674C (zh) 地址探测方法和多处理器系统

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: TIANDING INVESTMENT CO., LTD.

Free format text: FORMER OWNER: FISICAL SEMICONDUCTOR INC.

Effective date: 20150626

Owner name: APPLE COMPUTER, INC.

Free format text: FORMER OWNER: TIANDING INVESTMENT CO., LTD.

Effective date: 20150626

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20150626

Address after: American California

Patentee after: APPLE Inc.

Address before: American California

Patentee before: Zenith investment LLC

Effective date of registration: 20150626

Address after: American California

Patentee after: Zenith investment LLC

Address before: Texas in the United States

Patentee before: FREESCALE SEMICONDUCTOR, Inc.

CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20140402

CF01 Termination of patent right due to non-payment of annual fee