JP5319918B2 - 高電圧半導体装置に対して用いられるウエハーを形成する方法及び高電圧半導体装置に対して用いられるウエハー - Google Patents
高電圧半導体装置に対して用いられるウエハーを形成する方法及び高電圧半導体装置に対して用いられるウエハー Download PDFInfo
- Publication number
- JP5319918B2 JP5319918B2 JP2007520318A JP2007520318A JP5319918B2 JP 5319918 B2 JP5319918 B2 JP 5319918B2 JP 2007520318 A JP2007520318 A JP 2007520318A JP 2007520318 A JP2007520318 A JP 2007520318A JP 5319918 B2 JP5319918 B2 JP 5319918B2
- Authority
- JP
- Japan
- Prior art keywords
- forming
- epitaxial layer
- wafer
- diffusion
- arsenic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims description 19
- 239000004065 semiconductor Substances 0.000 title claims description 8
- 238000009792 diffusion process Methods 0.000 claims description 57
- 229910052785 arsenic Inorganic materials 0.000 claims description 35
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 34
- 239000007943 implant Substances 0.000 claims description 32
- 239000000758 substrate Substances 0.000 claims description 25
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 13
- 229910052710 silicon Inorganic materials 0.000 claims description 13
- 239000010703 silicon Substances 0.000 claims description 13
- 238000002955 isolation Methods 0.000 claims description 9
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 5
- 229910052698 phosphorus Inorganic materials 0.000 claims description 5
- 239000011574 phosphorus Substances 0.000 claims description 5
- 238000000926 separation method Methods 0.000 claims description 4
- 238000000151 deposition Methods 0.000 claims description 2
- 230000015556 catabolic process Effects 0.000 description 8
- 239000002019 doping agent Substances 0.000 description 6
- 238000002513 implantation Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 238000005304 joining Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- -1 arsenic ions Chemical class 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/8611—Planar PN junction diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0878—Impurity concentration or distribution
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
- H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1087—Substrate region of field-effect devices of field-effect transistors with insulated gate characterised by the contact structure of the substrate region, e.g. for controlling or preventing bipolar effect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Microelectronics & Electronic Packaging (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Computer Hardware Design (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Recrystallisation Techniques (AREA)
- Element Separation (AREA)
Description
1.より深い分離拡散が、集積回路における回路の様々な部品を電気的にお互いに分離するために必要であるので、1200℃以上の温度でより長い拡散時間を必要とするので、処理量が小さい。
2.1200℃以上の非常に長い拡散時間はより多くの欠陥を引き起こして、より小さい歩留まりをもたらす。
3.1200℃以上の長い拡散時間はまた、より大きい横方向拡散に因って、より広い分離拡散をもたらし、従ってチップの有用な面積を減らす。
1.薄くドープされる領域のエピタキシャル成長に先だって、適切なドーパントの基板ウエハーへの注入と、その後に続く拡散。
2.薄い濃くドープされるエピタキシーが最初に成長させられ、その後により薄い薄くドープされるエピタキシャル成長が続くエピタキシャル成長プロセス。
図1を参照すると、先行技術による横方向導通ダイオードが示され、このダイオードの接合は、P型基板11上に堆積した単結晶シリコンのN-型エピタキシャル層のN-型ウェル10に形成される。N+型拡散は低抵抗接触を端子「K」を有する陰極電極12に与える。環状電極13は装置の陽極「A」である。
本発明に従って、図2の領域40は、砒素または類似の遅い拡散種(燐ではない)のP型基板11中の約0.1ミクロンの深さへのインプラントによって形成される。拡散工程は、領域10の形成前に、このインプラントに決して続かない。インプラントに施される拡散は、接合パターンをエピタキシャル成長領域10に形成するために後で実行されるものだけである。通常のプロセスでは、かかる拡散工程は、砒素インプラント領域40の最終深さを約3ミクロンに増大させるかもしれない。対照的に、層10が堆積される前に1〜2ミクロンに拡散させられた、図2の(燐または砒素の)先行技術による最初の打ち込まれたインプラント40は、後で3ミクロンを超えて、例えばエピタキシャル領域10の接合パターンの生成中に5または6ミクロンに動かされる。
11 P型基板
20、21、22 分離ウェル
23 拡散
30、40 領域
51 環状リサーフ拡散
55 ベース
56 ソースリング
61 ゲートリング
66 ドレインコンタクト
Claims (12)
- 高電圧半導体装置に対して用いられるウエハーを形成する方法であって、
砒素インプラントをP型シリコン基板の表面に注入する工程であって、当該砒素インプラントは約0.3ミクロン未満の深さを有する工程と、
次にエピタキシャル層を前記P型シリコン基板の上に堆積する工程であって、当該エピタキシャル層は約5ミクロン未満の厚さを有する工程と、
次に前記エピタキシャル層に接合パターンを形成する工程であって、前記接合パターンを形成する間に前記砒素インプラントに第1拡散工程が実施され、当該第1拡散工程により形成される砒素拡散層は、前記エピタキシャル層の下部において約5ミクロン未満の厚さを有する工程とを含むウエハーを形成する方法で、
前記接合パターンを形成する工程は、P型拡散リサーフ領域を形成する工程と、前記砒素拡散層と前記P型シリコン基板との間のP/N境界と交差するのに十分なほどの深さまでP型分離拡散を形成する工程とを含み、
当該方法により形成されたウエハーは、600ボルト以上の定格電圧を有する高電圧半導体装置に対して用いられることが可能であるウエハーを形成する方法。 - 前記砒素インプラントが、P型シリコン基板の表面のほぼ全面にわたって一定の濃度を有するブランケットインプラントである請求項1に記載のウエハーを形成する方法。
- 前記砒素インプラントが約0.1ミクロンの深さを有する請求項1に記載のウエハーを形成する方法。
- 前記砒素インプラントが、1.3E12atoms/cm2のドーズを有する請求項3に記載のウエハーを形成する方法。
- 前記エピタキシャル層が、N型である請求項1に記載のウエハーを形成する方法。
- 前記砒素インプラントが、P型シリコン基板の表面のほぼ全面にわたって一定の濃度を有するブランケットインプラントである請求項5に記載のウエハーを形成する方法。
- 前記砒素インプラントが約0.1ミクロンの深さを有する請求項6に記載のウエハーを形成する方法。
- 前記砒素インプラントが、1.3E12atoms/cm2のドーズを有する請求項7に記載のウエハーを形成する方法。
- 600ボルト以上の定格電圧を有する高電圧半導体装置に対して用いられるウエハーであって、
P型シリコン基板と、
前記P型シリコン基板の上面にわたってその中に均一に形成された深さ0.3ミクロン未満の砒素インプラントと、
前記P型シリコン基板の前記砒素が注入された上面の上に堆積され、約5ミクロン未満の厚さを有するN型のエピタキシャル層であって、
前記砒素インプラントは、前記エピタキシャル層に接合パターンを形成するその後の拡散によってだけ拡散され、前記エピタキシャル層の下部において約5ミクロン未満の厚さを有する砒素拡散層が形成され、
前記接合パターンの形成は、P型拡散リサーフ領域の形成と、前記砒素拡散層と前記P型シリコン基板との間のP/N境界と交差するのに十分なほど深いP型分離拡散の形成とを含む、
N型のエピタキシャル層と
を備えるウエハー。 - 前記エピタキシャル層に燐が添加され、このエピタキシャル層が約1.0ohm―cmの抵抗率を有する請求項9に記載のウエハー。
- 前記砒素インプラントが、前記エピタキシャル層中の電荷よりも少ない電荷を有し、前記砒素インプラントおよび前記エピタキシャル層の全電荷の約40%を含む請求項9に記載のウエハー。
- 前記エピタキシャル層と砒素インプラントの全電荷の比が、約60対40である請求項9に記載のウエハー。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/888,690 | 2004-07-08 | ||
US10/888,690 US7180152B2 (en) | 2004-07-08 | 2004-07-08 | Process for resurf diffusion for high voltage MOSFET |
PCT/US2005/021101 WO2006016965A2 (en) | 2004-07-08 | 2005-06-16 | Improved process for resurf diffusion for high voltage mosfet |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2008506256A JP2008506256A (ja) | 2008-02-28 |
JP5319918B2 true JP5319918B2 (ja) | 2013-10-16 |
Family
ID=35540464
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007520318A Active JP5319918B2 (ja) | 2004-07-08 | 2005-06-16 | 高電圧半導体装置に対して用いられるウエハーを形成する方法及び高電圧半導体装置に対して用いられるウエハー |
Country Status (7)
Country | Link |
---|---|
US (2) | US7180152B2 (ja) |
JP (1) | JP5319918B2 (ja) |
KR (1) | KR100858154B1 (ja) |
DE (1) | DE112005001587T9 (ja) |
GB (1) | GB2430804B (ja) |
TW (1) | TWI274372B (ja) |
WO (1) | WO2006016965A2 (ja) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7652326B2 (en) | 2003-05-20 | 2010-01-26 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
US20070090360A1 (en) * | 2005-10-20 | 2007-04-26 | Vishay General Semiconductors, Llc | Blanket implant diode |
JP2010010408A (ja) * | 2008-06-27 | 2010-01-14 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
US8174067B2 (en) | 2008-12-08 | 2012-05-08 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US8432000B2 (en) | 2010-06-18 | 2013-04-30 | Fairchild Semiconductor Corporation | Trench MOS barrier schottky rectifier with a planar surface using CMP techniques |
US8872278B2 (en) | 2011-10-25 | 2014-10-28 | Fairchild Semiconductor Corporation | Integrated gate runner and field implant termination for trench devices |
JP5783328B2 (ja) | 2012-05-28 | 2015-09-24 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
CN102723304B (zh) * | 2012-05-31 | 2014-07-16 | 日银Imp微电子有限公司 | 用于直接驱动功率器件的n阱高压栅驱动芯片的制备方法 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02170571A (ja) * | 1988-12-23 | 1990-07-02 | Fujitsu Ltd | 半導体装置とその製造方法 |
IT1247293B (it) * | 1990-05-09 | 1994-12-12 | Int Rectifier Corp | Dispositivo transistore di potenza presentante una regione ultra-profonda, a maggior concentrazione |
JPH0629374A (ja) * | 1992-07-09 | 1994-02-04 | Fuji Electric Co Ltd | 半導体集積回路装置 |
US5861657A (en) * | 1996-01-18 | 1999-01-19 | International Rectifier Corporation | Graded concentration epitaxial substrate for semiconductor device having resurf diffusion |
US5747853A (en) * | 1996-08-07 | 1998-05-05 | Megamos Corporation | Semiconductor structure with controlled breakdown protection |
US6100572A (en) * | 1997-03-20 | 2000-08-08 | International Rectifier Corp. | Amorphous silicon combined with resurf region for termination for MOSgated device |
US6194290B1 (en) * | 1998-03-09 | 2001-02-27 | Intersil Corporation | Methods for making semiconductor devices by low temperature direct bonding |
US6153495A (en) * | 1998-03-09 | 2000-11-28 | Intersil Corporation | Advanced methods for making semiconductor devices by low temperature direct bonding |
US6593594B1 (en) * | 1999-12-21 | 2003-07-15 | Koninklijke Philips Electonics N.V. | Silicon carbide n-channel power LMOSFET |
KR100456691B1 (ko) * | 2002-03-05 | 2004-11-10 | 삼성전자주식회사 | 이중격리구조를 갖는 반도체 소자 및 그 제조방법 |
US6949424B2 (en) * | 2003-08-28 | 2005-09-27 | Texas Instruments Incorporated | Single poly-emitter PNP using DWELL diffusion in a BiCMOS technology |
-
2004
- 2004-07-08 US US10/888,690 patent/US7180152B2/en not_active Expired - Lifetime
-
2005
- 2005-06-16 JP JP2007520318A patent/JP5319918B2/ja active Active
- 2005-06-16 DE DE200511001587 patent/DE112005001587T9/de not_active Ceased
- 2005-06-16 WO PCT/US2005/021101 patent/WO2006016965A2/en active Application Filing
- 2005-06-16 GB GB0700231A patent/GB2430804B/en active Active
- 2005-06-16 KR KR1020077000508A patent/KR100858154B1/ko active IP Right Grant
- 2005-06-20 TW TW094120444A patent/TWI274372B/zh active
-
2006
- 2006-12-11 US US11/636,763 patent/US7482205B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US20070085160A1 (en) | 2007-04-19 |
KR100858154B1 (ko) | 2008-09-10 |
WO2006016965A2 (en) | 2006-02-16 |
WO2006016965A3 (en) | 2006-04-27 |
GB2430804A (en) | 2007-04-04 |
TWI274372B (en) | 2007-02-21 |
DE112005001587T9 (de) | 2008-02-14 |
TW200603249A (en) | 2006-01-16 |
JP2008506256A (ja) | 2008-02-28 |
GB2430804B (en) | 2009-03-25 |
DE112005001587T5 (de) | 2007-05-24 |
KR20070012882A (ko) | 2007-01-29 |
US7180152B2 (en) | 2007-02-20 |
GB0700231D0 (en) | 2007-02-14 |
US20060006555A1 (en) | 2006-01-12 |
US7482205B2 (en) | 2009-01-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20210098568A1 (en) | Power semiconductor devices having gate trenches and buried edge terminations and related methods | |
US7301202B2 (en) | Semiconductor device and method of manufacturing the same | |
US5861657A (en) | Graded concentration epitaxial substrate for semiconductor device having resurf diffusion | |
US7238987B2 (en) | Lateral semiconductor device and method for producing the same | |
JP5319918B2 (ja) | 高電圧半導体装置に対して用いられるウエハーを形成する方法及び高電圧半導体装置に対して用いられるウエハー | |
US20020149022A1 (en) | Silicon carbide inversion channel mosfets | |
US5893736A (en) | Methods of forming insulated gate semiconductor devices having spaced epitaxial JFET regions therein | |
JP2003101022A (ja) | 電力用半導体素子 | |
JP2000516396A (ja) | 線形な電流・電圧特性を備えた半導体部品 | |
US11158705B2 (en) | Method for forming a superjunction transistor device | |
US11764257B2 (en) | Systems and methods for junction termination of wide band gap super-junction power devices | |
CN107819025A (zh) | 半导体装置和半导体装置的制造方法 | |
US10665703B2 (en) | Silicon carbide transistor | |
US20210391418A1 (en) | Super junction power device and method of making the same | |
US11626325B2 (en) | Method of making a silicon carbide integrated circuit | |
JPH10173174A (ja) | 半導体装置とその製造方法 | |
CN113035962B (zh) | 结型场效应晶体管及其制造方法 | |
KR101887910B1 (ko) | SiC MOSFET 전력 반도체 소자 및 그 제조방법 | |
US11527608B2 (en) | Method for producing a transistor device having a superjunction structure | |
US20210391419A1 (en) | Super junction power device and method of making the same | |
JP2004193630A (ja) | 高耐圧半導体素子 | |
US20030006483A1 (en) | Short channel power MOSFET with increased breakdown voltage | |
KR20230112458A (ko) | 원형 ldmos 소자 및 그 제조 방법 | |
CN115440588A (zh) | 一种超结绝缘双极型晶体管的终结区制备方法 | |
EP1770787A2 (en) | Semiconductor device with a MOS transistor and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20091204 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20101015 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20101101 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110128 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110215 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20110311 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20110318 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20110608 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20110615 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110715 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20120313 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120712 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20120720 |
|
A912 | Re-examination (zenchi) completed and case transferred to appeal board |
Free format text: JAPANESE INTERMEDIATE CODE: A912 Effective date: 20120810 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20121107 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20121112 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20130123 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20130129 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130610 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130712 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5319918 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |