JP5073885B2 - 集積回路において光学的クロックを分散する方法および装置 - Google Patents
集積回路において光学的クロックを分散する方法および装置 Download PDFInfo
- Publication number
- JP5073885B2 JP5073885B2 JP2000544013A JP2000544013A JP5073885B2 JP 5073885 B2 JP5073885 B2 JP 5073885B2 JP 2000544013 A JP2000544013 A JP 2000544013A JP 2000544013 A JP2000544013 A JP 2000544013A JP 5073885 B2 JP5073885 B2 JP 5073885B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor
- clock
- back surface
- master laser
- disposed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/06—Arrangements for controlling the laser output parameters, e.g. by operating on the active medium
- H01S5/068—Stabilisation of laser output parameters
- H01S5/06812—Stabilisation of laser output parameters by monitoring or fixing the threshold current or other specific points of the L-I or V-I characteristics
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
- G06F1/105—Distribution of clock signals, e.g. skew in which the distribution is at least partially optical
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/04—Processes or apparatus for excitation, e.g. pumping, e.g. by electron beams
- H01S5/042—Electrical excitation ; Circuits therefor
- H01S5/0428—Electrical excitation ; Circuits therefor for applying pulses to the laser
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/10—Construction or shape of the optical resonator, e.g. extended or external cavity, coupled cavities, bent-guide, varying width, thickness or composition of the active region
- H01S5/18—Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities
- H01S5/183—Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities having only vertical cavities, e.g. vertical cavity surface-emitting lasers [VCSEL]
- H01S5/18383—Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities having only vertical cavities, e.g. vertical cavity surface-emitting lasers [VCSEL] with periodic active regions at nodes or maxima of light intensity
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Electromagnetism (AREA)
- Optics & Photonics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Optical Communication System (AREA)
- Semiconductor Integrated Circuits (AREA)
- Lasers (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US1998/007441 WO1999053548A1 (en) | 1996-12-31 | 1998-04-13 | Method and apparatus for distributing an optical clock in an integrated circuit |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2002511656A JP2002511656A (ja) | 2002-04-16 |
| JP2002511656A5 JP2002511656A5 (enExample) | 2005-12-22 |
| JP5073885B2 true JP5073885B2 (ja) | 2012-11-14 |
Family
ID=22266834
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000544013A Expired - Fee Related JP5073885B2 (ja) | 1998-04-13 | 1998-04-13 | 集積回路において光学的クロックを分散する方法および装置 |
Country Status (6)
| Country | Link |
|---|---|
| EP (1) | EP1074049B1 (enExample) |
| JP (1) | JP5073885B2 (enExample) |
| KR (1) | KR100394296B1 (enExample) |
| AU (1) | AU7115398A (enExample) |
| DE (1) | DE69835238T2 (enExample) |
| IL (1) | IL138966A (enExample) |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0654803B2 (ja) * | 1984-02-29 | 1994-07-20 | 富士通株式会社 | 半導体受光装置 |
| JPH069334B2 (ja) * | 1984-09-03 | 1994-02-02 | 株式会社東芝 | 光・電気集積化素子 |
| JPS6218075A (ja) * | 1985-07-17 | 1987-01-27 | Agency Of Ind Science & Technol | 光電変換装置 |
| JPH0815211B2 (ja) * | 1986-09-25 | 1996-02-14 | 株式会社日立製作所 | 光配線式半導体集積回路 |
| US4959540A (en) * | 1989-05-15 | 1990-09-25 | International Business Machines Corporation | Optical clock system with optical time delay means |
| JPH04111479A (ja) * | 1990-08-31 | 1992-04-13 | Sumitomo Electric Ind Ltd | 受光素子 |
| JPH04320073A (ja) * | 1991-04-18 | 1992-11-10 | Mitsubishi Electric Corp | マルチチップシステムにおけるクロック信号供給方法 |
| US5394490A (en) * | 1992-08-11 | 1995-02-28 | Hitachi, Ltd. | Semiconductor device having an optical waveguide interposed in the space between electrode members |
| JPH06132516A (ja) * | 1992-08-11 | 1994-05-13 | Hitachi Ltd | 半導体装置およびクロック信号供給装置 |
| US5434524A (en) * | 1992-09-16 | 1995-07-18 | International Business Machines Corporation | Method of clocking integrated circuit chips |
| JPH07131063A (ja) * | 1993-11-01 | 1995-05-19 | Nec Corp | マルチチップモジュール |
| US5416861A (en) * | 1994-04-29 | 1995-05-16 | University Of Cincinnati | Optical synchronous clock distribution network and high-speed signal distribution network |
| US5852322A (en) * | 1995-05-19 | 1998-12-22 | Dr. Johannes Heidenhain Gmbh | Radiation-sensitive detector element and method for producing it |
| JPH09186348A (ja) * | 1995-12-29 | 1997-07-15 | Furukawa Electric Co Ltd:The | 半導体モジュール |
| JPH09282043A (ja) * | 1996-04-18 | 1997-10-31 | Nec Off Syst Ltd | 光学的クロック装置 |
-
1998
- 1998-04-13 AU AU71153/98A patent/AU7115398A/en not_active Abandoned
- 1998-04-13 EP EP98918181A patent/EP1074049B1/en not_active Expired - Lifetime
- 1998-04-13 DE DE69835238T patent/DE69835238T2/de not_active Expired - Lifetime
- 1998-04-13 KR KR10-2000-7011339A patent/KR100394296B1/ko not_active Expired - Fee Related
- 1998-04-13 IL IL13896698A patent/IL138966A/xx not_active IP Right Cessation
- 1998-04-13 JP JP2000544013A patent/JP5073885B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| AU7115398A (en) | 1999-11-01 |
| EP1074049A4 (en) | 2003-08-13 |
| DE69835238T2 (de) | 2007-05-31 |
| JP2002511656A (ja) | 2002-04-16 |
| IL138966A0 (en) | 2001-11-25 |
| KR100394296B1 (ko) | 2003-08-09 |
| HK1032144A1 (en) | 2001-07-06 |
| IL138966A (en) | 2003-10-31 |
| EP1074049A1 (en) | 2001-02-07 |
| DE69835238D1 (de) | 2006-08-24 |
| KR20010106101A (ko) | 2001-11-29 |
| EP1074049B1 (en) | 2006-07-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5812708A (en) | Method and apparatus for distributing an optical clock in an integrated circuit | |
| US6125217A (en) | Clock distribution network | |
| US6587605B2 (en) | Method and apparatus for providing optical interconnection | |
| US6393169B1 (en) | Method and apparatus for providing optical interconnection | |
| US5394490A (en) | Semiconductor device having an optical waveguide interposed in the space between electrode members | |
| Young et al. | Optical I/O technology for tera-scale computing | |
| Mule et al. | Electrical and optical clock distribution networks for gigascale microprocessors | |
| US6052498A (en) | Method and apparatus providing an optical input/output bus through the back side of an integrated circuit die | |
| JPH0545971B2 (enExample) | ||
| CN111386611A (zh) | 用于聚焦场雪崩光电二极管的方法和系统 | |
| Cinato et al. | Optical interconnections within multichip modules | |
| US6034808A (en) | Multiple function optical module having electromagnetic shielding | |
| US6980748B2 (en) | SiGe or germanium flip chip optical receiver | |
| Cunningham et al. | Scaling hybrid-integration of silicon photonics in Freescale 130nm to TSMC 40nm-CMOS VLSI drivers for low power communications | |
| JPH06132516A (ja) | 半導体装置およびクロック信号供給装置 | |
| JP5073885B2 (ja) | 集積回路において光学的クロックを分散する方法および装置 | |
| JP4797221B2 (ja) | 光電子集積回路装置 | |
| Binggeli et al. | Scaling optical communication for on-chip interconnect | |
| Savidis et al. | Heterogeneous 3-D circuits: Integrating free-space optics with CMOS | |
| HK1032144B (en) | Method and apparatus for distributing an optical clock in an integrated circuit | |
| Haugsjaa et al. | Silicon waferboard-based single-mode optical fiber interconnects | |
| TW420892B (en) | Method and apparatus for distributing an optical clock in an integrated circuit | |
| Fey et al. | Parallel optical interconnects with mixed-signal OEIC and fibre arrays for high-speed communication | |
| Schwartz et al. | Packaging of photonic neural network accelerators | |
| Carson et al. | Low-power modular parallel photonic data links |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050408 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050408 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090421 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090721 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20091110 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100310 |
|
| A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20100401 |
|
| A912 | Re-examination (zenchi) completed and case transferred to appeal board |
Free format text: JAPANESE INTERMEDIATE CODE: A912 Effective date: 20100521 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120528 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120823 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150831 Year of fee payment: 3 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |