JP5067247B2 - 電子装置 - Google Patents
電子装置 Download PDFInfo
- Publication number
- JP5067247B2 JP5067247B2 JP2008102128A JP2008102128A JP5067247B2 JP 5067247 B2 JP5067247 B2 JP 5067247B2 JP 2008102128 A JP2008102128 A JP 2008102128A JP 2008102128 A JP2008102128 A JP 2008102128A JP 5067247 B2 JP5067247 B2 JP 5067247B2
- Authority
- JP
- Japan
- Prior art keywords
- flexible layer
- electrode pad
- adhesive
- bump
- circuit board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
Landscapes
- Wire Bonding (AREA)
Description
2、12、32 バンプ
3、13、21、33 電極パッド
4、14、22、34 柔軟層
5、15、35 接着剤
6、16、23、36 実装回路基板
24 リード線
25 テーパー角
30 ヒートツール
Claims (3)
- 電子素子上に形成された複数の金属バンプと実装回路用基板に形成された複数の電極パッドとが接着剤層を介して電気的に接続された電子装置であって、前記基板と各電極パッドとの間には柔軟層が形成されており、該柔軟層の形状が電極パッド1個または数個ごとに分断された島状であり、前記実装回路用基板がガラスで形成され、前記電極パッドの一部に、バンプ接続を確認するための開口部が設けられていることを特徴とする電子装置。
- 前記柔軟層の各島ごとの面積が、各島ごとにその上に形成されている電極パッドの面積の1.0倍以上1.5倍以下であることを特徴とする請求項1記載の電子装置。
- 前記接着剤が非導電性フィルムで形成されていることを特徴とする請求項1または2記載の電子装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008102128A JP5067247B2 (ja) | 2008-04-10 | 2008-04-10 | 電子装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008102128A JP5067247B2 (ja) | 2008-04-10 | 2008-04-10 | 電子装置 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2009253182A JP2009253182A (ja) | 2009-10-29 |
JP2009253182A5 JP2009253182A5 (ja) | 2011-05-26 |
JP5067247B2 true JP5067247B2 (ja) | 2012-11-07 |
Family
ID=41313562
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008102128A Expired - Fee Related JP5067247B2 (ja) | 2008-04-10 | 2008-04-10 | 電子装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP5067247B2 (ja) |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3939849B2 (ja) * | 1998-03-10 | 2007-07-04 | 日東電工株式会社 | 半導体装置の製法 |
JP4525148B2 (ja) * | 2004-04-13 | 2010-08-18 | ソニー株式会社 | 半導体装置およびその製造方法 |
JP4631742B2 (ja) * | 2006-02-27 | 2011-02-16 | エプソンイメージングデバイス株式会社 | 電気光学装置、実装構造体、電気光学装置の製造方法及び電子機器 |
JP4920330B2 (ja) * | 2006-07-18 | 2012-04-18 | ソニー株式会社 | 実装構造体の実装方法、発光ダイオードディスプレイの実装方法、発光ダイオードバックライトの実装方法および電子機器の実装方法 |
-
2008
- 2008-04-10 JP JP2008102128A patent/JP5067247B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2009253182A (ja) | 2009-10-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1445995B1 (en) | Method of mounting an electronic component on a circuit board and system for carrying out the method | |
JP5257499B2 (ja) | 接着フィルム | |
JP5510795B2 (ja) | 電子部品の実装構造、電子部品の実装方法、並びに電子部品実装用基板 | |
US20110182046A1 (en) | Electronic circuit device, method for manufacturing the same, and display device | |
KR100858456B1 (ko) | 회로 기판 및 반도체 장치 | |
KR101530528B1 (ko) | 땜납 전사기재의 제조방법, 땜납 프리코트 방법 및 땜납 전사기재 | |
WO2008095405A1 (fr) | Élément microélectronique et procédé de fabrication correspondant | |
JP2004214374A (ja) | 半導体素子及び液晶表示パネル | |
US6605491B1 (en) | Method for bonding IC chips to substrates with non-conductive adhesive | |
US20060078715A1 (en) | Bonding structure of device packaging | |
KR101493340B1 (ko) | 땜납 전사기재, 땜납 전사기재의 제조방법 및 땜납 전사방법 | |
WO2010134230A1 (ja) | 半導体装置及びその製造方法 | |
JP5067247B2 (ja) | 電子装置 | |
JP2010245418A (ja) | 電子素子、電子素子の実装方法および電子装置の製造方法 | |
US20070063344A1 (en) | Chip package structure and bumping process | |
TWI394259B (zh) | 多基板堆疊之球格陣列封裝構造 | |
KR100807352B1 (ko) | 전극 패드 상에 다수 개의 돌기부들을 구비하는 전극, 이를 구비하는 부품 실장 구조를 갖는 전자기기 및 전자기기의 부품 실장 방법 | |
JP4688443B2 (ja) | 半導体装置の製造方法 | |
KR100614564B1 (ko) | 언더필 수지와 초음파를 이용한 칩 범프 및 기판 패드의접합방법 | |
TWI454195B (zh) | 固設半導體晶片於線路基板之方法及其結構 | |
JP2005101312A (ja) | 半導体装置の製造方法 | |
TWI416698B (zh) | 半導體封裝結構 | |
JP2008140925A (ja) | 半導体装置、その製造方法及び表示装置 | |
JP2005121757A (ja) | 基板接続構造、電子部品、液晶表示装置および電子部品の製造方法 | |
JP2004214373A (ja) | バンプ付き半導体素子およびその実装方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110408 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20110408 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120412 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120508 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120622 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120717 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120730 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150824 Year of fee payment: 3 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 5067247 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150824 Year of fee payment: 3 |
|
LAPS | Cancellation because of no payment of annual fees |