JP5061579B2 - Solid-state imaging device and manufacturing method thereof - Google Patents

Solid-state imaging device and manufacturing method thereof Download PDF

Info

Publication number
JP5061579B2
JP5061579B2 JP2006299333A JP2006299333A JP5061579B2 JP 5061579 B2 JP5061579 B2 JP 5061579B2 JP 2006299333 A JP2006299333 A JP 2006299333A JP 2006299333 A JP2006299333 A JP 2006299333A JP 5061579 B2 JP5061579 B2 JP 5061579B2
Authority
JP
Japan
Prior art keywords
solid
state imaging
imaging device
spacer
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2006299333A
Other languages
Japanese (ja)
Other versions
JP2008117918A (en
Inventor
克己 山本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toppan Inc
Original Assignee
Toppan Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toppan Inc filed Critical Toppan Inc
Priority to JP2006299333A priority Critical patent/JP5061579B2/en
Priority to KR1020087016059A priority patent/KR100994845B1/en
Priority to PCT/JP2007/071046 priority patent/WO2008053849A1/en
Priority to CN2007800018412A priority patent/CN101366118B/en
Priority to TW96141282A priority patent/TWI467747B/en
Publication of JP2008117918A publication Critical patent/JP2008117918A/en
Priority to US12/385,762 priority patent/US7968961B2/en
Application granted granted Critical
Publication of JP5061579B2 publication Critical patent/JP5061579B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Description

本発明は、固体撮像装置及びその製造方法に係り、特に、製造時におけるウエハとガラス基板の距離を一定に保持することの可能な固体撮像装置及びその製造方法に関する。   The present invention relates to a solid-state imaging device and a manufacturing method thereof, and more particularly, to a solid-state imaging device capable of keeping a distance between a wafer and a glass substrate constant during manufacturing and a manufacturing method thereof.

近年、CCDやCMOS等の固体撮像素子を用いたデジタルカメラやビデオカメラが普及しているが、この固体撮像素子をCSP(チップサイズパッケージ)方式を用いて更に小型化する技術が開発されている。このような小型固体撮像素子は、携帯電話等の小型・軽量・薄型化が望まれる電子機器に内蔵するのに好適である。   In recent years, digital cameras and video cameras using solid-state imaging devices such as CCDs and CMOSs have become widespread, but a technology for further downsizing the solid-state imaging devices using a CSP (chip size package) system has been developed. . Such a small solid-state imaging device is suitable for being incorporated in an electronic device that is desired to be small, light, and thin, such as a mobile phone.

小型固体撮像素子は、受光面に多数のマイクロレンズを設けた固体撮像素子チップと赤外カット透明ガラス板とが、間に一定の距離を維持するためのスペーサを介在させて、対向して配置され、間隙部周縁が接着剤で封止された構造を有する(例えば、特許文献1参照)。   A small solid-state image sensor is placed opposite to each other, with a spacer for maintaining a certain distance between the solid-state image sensor chip with a large number of microlenses on the light receiving surface and an infrared cut transparent glass plate. The peripheral edge of the gap is sealed with an adhesive (for example, see Patent Document 1).

このように構成される小型固体撮像素子は、固体撮像素子チップが多面付けされている固体撮像素子ウエハと赤外カット透明ガラス基板を、間にスペーサを介在させて貼り合せた後、固体撮像素子ウエハの裏面を研磨して、その厚さを30〜100μm程度にし、次いで固体撮像素子チップごとに切断することにより製造される。   A small solid-state image sensor configured in this way is obtained by bonding a solid-state image sensor wafer on which a solid-state image sensor chip is multifaceted and an infrared cut transparent glass substrate with a spacer interposed therebetween, and then solid-state image sensor It is manufactured by polishing the back surface of the wafer to a thickness of about 30 to 100 μm and then cutting each solid-state imaging device chip.

この場合、固体撮像素子ウエハと赤外カット透明ガラス基板との間の距離は、スペーサの高さにより規定され、これを20〜30cmの径のウエハ全面で均一にする必要がある。しかし、従来のスペーサでは、貼り合せの際に赤外カット透明ガラス基板の上から圧力を加えると、容易に圧縮されて、その距離をウエハ全面において均一に維持することができないという問題がある。
特開2002−329852号公報
In this case, the distance between the solid-state imaging device wafer and the infrared cut transparent glass substrate is defined by the height of the spacer, and it is necessary to make this uniform over the entire surface of the wafer having a diameter of 20 to 30 cm. However, in the conventional spacer, when pressure is applied from above the infrared cut transparent glass substrate at the time of bonding, there is a problem that it is easily compressed and the distance cannot be maintained uniformly over the entire wafer surface.
JP 2002-329852 A

本発明は、以上のような事情の下になされ、製造工程において大きな圧力が加わった際にも、充分な強度を有し、固体撮像素子ウエハとガラス基板との間の距離を均一に維持することの可能な構造を有する固体撮像装置及びその製造方法を提供することを目的とする。   The present invention has been made under the circumstances as described above, and has sufficient strength even when a large pressure is applied in the manufacturing process, and maintains a uniform distance between the solid-state imaging device wafer and the glass substrate. An object of the present invention is to provide a solid-state imaging device having such a structure and a manufacturing method thereof.

上記課題を解決するために、本発明の第1の態様は、マイクロレンズを有する固体撮像素子チップと、この固体撮像素子チップの受光面に対向して配置された透明板と、前記固体撮像素子チップ及び透明板の間の間隔を一定に保持するために、前記固体撮像素子チップの受光面の周辺部に枠状に配置されたスペーサと、前記固体撮像素子チップ及び透明板の間の空隙の周縁を封止する接着層とを具備する固体撮像装置において、前記スペーサは、前記固体撮像素子チップ上に形成されたマイクロレンズよりも高い隔壁と、この隔壁よりも高い他の隔壁を含む複数個の隔壁からなることを特徴とする固体撮像装置を提供する。 In order to solve the above-described problems, a first aspect of the present invention is a solid-state image sensor chip having a microlens, a transparent plate disposed to face a light receiving surface of the solid-state image sensor chip, and the solid-state image sensor. In order to keep the distance between the chip and the transparent plate constant, a spacer arranged in a frame shape around the light receiving surface of the solid-state image sensor chip and the periphery of the gap between the solid-state image sensor chip and the transparent plate are sealed In the solid-state imaging device including the adhesive layer, the spacer includes a plurality of partition walls including a partition wall higher than the microlens formed on the solid-state image sensor chip and another partition wall higher than the partition wall. A solid-state imaging device is provided.

このような固体撮像装置において、スペーサは、3つの隔壁からなるものとすることができる。   In such a solid-state imaging device, the spacer can be composed of three partition walls.

本発明の第2の態様は、上述した固体撮像装置の製造方法であって、複数の固体撮像素子チップが設けられた固体撮像素子ウエハと透明基板の少なくともいずれか一方の、個々の固体撮像素子チップの周辺部又はそれに対応する位置に、スペーサを構成する高さの異なる複数個の枠状の隔壁を形成する工程、前記固体撮像素子ウエハと透明基板を、前記複数個の隔壁を間に介在させた状態で、前記ウエハ上の個々の固体撮像素子チップの周縁部に設けられた接着剤層を介して貼り合せる工程、及び前記貼り合された構造を固体撮像素子チップごとに切断する工程を具備することを特徴とする固体撮像装置の製造方法を提供する。   According to a second aspect of the present invention, there is provided a manufacturing method of the above-described solid-state imaging device, wherein each of the solid-state imaging element wafers provided with a plurality of solid-state imaging element chips and at least one of the transparent substrates is an individual solid-state imaging element. Forming a plurality of frame-shaped partition walls having different heights constituting a spacer at a peripheral portion of the chip or a position corresponding thereto, the solid-state imaging device wafer and a transparent substrate interposed between the plurality of partition walls In a state where the solid-state image pickup device chip is bonded to each other through the adhesive layer provided on the periphery of each solid-state image pickup device chip on the wafer, and the step of cutting the bonded structure for each solid-state image pickup device chip. A method of manufacturing a solid-state imaging device is provided.

このような固体撮像装置の製造方法の製造方法において、スペーサを構成する複数の隔壁は、高さの高い1つの隔壁と、その両側に設けられた高さの低い2つの隔壁とで構成をすることができる。   In the manufacturing method of such a solid-state imaging device manufacturing method, the plurality of partition walls constituting the spacer are constituted by one partition wall having a high height and two partition walls having a low height provided on both sides thereof. be able to.

また、以上の固体撮像装置及びその製造方法の製造方法において、スペーサは、ポリイミド樹脂、エポキシ樹脂、及びエポキシ−アクリレート樹脂からなる群から選ばれた少なくとも1種の樹脂により構成することができる。   Moreover, in the manufacturing method of the above solid-state imaging device and its manufacturing method, a spacer can be comprised with at least 1 sort (s) of resin chosen from the group which consists of a polyimide resin, an epoxy resin, and an epoxy-acrylate resin.

本発明によると、スペーサを複数の隔壁、特に高さの異なる複数の隔壁により構成することにより、固体撮像装置の製造工程における固体撮像素子ウエハと透明基板の貼り合せの際の大きい圧力によっても、高さの異なる2種のスペーサが二段階に支えるので、スペーサの固体撮像素子ウエハーと透明基板との間の距離を全面にわたって均一に保持することができる。   According to the present invention, by configuring the spacer with a plurality of partition walls, particularly with a plurality of partition walls having different heights, even with a large pressure when the solid-state imaging device wafer and the transparent substrate are bonded in the manufacturing process of the solid-state imaging device, Since the two kinds of spacers having different heights support in two stages, the distance between the solid-state imaging device wafer of the spacer and the transparent substrate can be uniformly maintained over the entire surface.

以下、本発明の実施形態について説明する。   Hereinafter, embodiments of the present invention will be described.

図1は、本発明の一実施形態に係る固体撮像装置を示す断面図である。図1において、固体撮像素子チップ1の上面(受光面)には、複数のマイクロレンズ2が設けられており、これらマイクロレンズ2に対向して、透明板、即ち赤外カット透明ガラス板3が配置されている。なお、固体撮像素子チップ1としては、CCDやCMOSセンサを用いることができる。   FIG. 1 is a cross-sectional view showing a solid-state imaging device according to an embodiment of the present invention. In FIG. 1, a plurality of microlenses 2 are provided on the upper surface (light receiving surface) of the solid-state imaging device chip 1, and a transparent plate, that is, an infrared cut transparent glass plate 3 is opposed to the microlenses 2. Has been placed. As the solid-state image sensor chip 1, a CCD or CMOS sensor can be used.

固体撮像素子チップ1と赤外カット透明ガラス板3の間には、枠状の3つの隔壁からなるスペーサ4が介在しており、両者の間隔を一定に保持している。固体撮像素子チップ1と赤外カット透明ガラス板3の間隙の周縁は、紫外線硬化性樹脂を硬化させてなる接着剤層5により封止されている。   Between the solid-state imaging device chip 1 and the infrared cut transparent glass plate 3, a spacer 4 composed of three frame-shaped partitions is interposed, and the distance between the two is kept constant. The periphery of the gap between the solid-state imaging device chip 1 and the infrared cut transparent glass plate 3 is sealed with an adhesive layer 5 formed by curing an ultraviolet curable resin.

固体撮像素子チップ1の上面周辺部には、固体撮像素子の電極パッド(図示せず)が設けられ、また、底面周辺部には裏面電極(図示せず)が設けられており、これら電極パッド及び裏面電極を接続するために、固体撮像素子チップ1の上面周辺部から側面を通って底面周辺部に延びる側壁周り配線層6が形成されている。また、固体撮像素子チップ1の底面周辺部における側壁周り配線層6の部分には、外部接続用バンプ7が形成されている。   An electrode pad (not shown) of the solid-state image sensor is provided on the periphery of the upper surface of the solid-state image sensor chip 1, and a back electrode (not shown) is provided on the periphery of the bottom surface. In order to connect the back surface electrode, a side wall wiring layer 6 extending from the upper surface periphery of the solid-state imaging device chip 1 through the side surface to the bottom surface periphery is formed. Further, external connection bumps 7 are formed on the side wall peripheral wiring layer 6 in the periphery of the bottom surface of the solid-state imaging device chip 1.

このような構造の側部及び底部は、ソルダーレジストからなる絶縁層8により被覆されている。   The side part and the bottom part of such a structure are covered with an insulating layer 8 made of a solder resist.

以上のように構成される固体撮像装置は、次のような製造プロセスにより製造される。   The solid-state imaging device configured as described above is manufactured by the following manufacturing process.

即ち、まず、複数の固体撮像素子チップが設けられ、その上面に複数のマイクロレンズが形成された固体撮像素子ウエハと、このウエハと同程度のサイズの透明ガラス基板を準備する。次いで、これら固体撮像素子ウエハ及び透明ガラス基板のいずれか一方又は双方に、個々の固体撮像素子チップの周辺部又はそれに対応する位置に、高さの異なる複数個の隔壁を形成する。図2にその一例を示す。   That is, first, a solid-state image sensor wafer provided with a plurality of solid-state image sensor chips and a plurality of microlenses formed on the upper surface thereof, and a transparent glass substrate having the same size as this wafer are prepared. Next, a plurality of partition walls having different heights are formed on one or both of the solid-state image sensor wafer and the transparent glass substrate at the peripheral portion of each solid-state image sensor chip or a position corresponding thereto. An example is shown in FIG.

即ち、図2は、前記固体撮像素子ウエハ11と透明基板12を、張り合せのために対向して配置した状態の、スペーサが形成される部分を拡大して示す。図2において、透明基板12の下面には高さの高い第1の隔壁13が形成され、固体撮像素子ウエハ11の上面には、第1の隔壁13の両側に位置するように、第1の隔壁13よりも高さの低い第2及び第3の隔壁14,15が設けられている。これら第1〜第3の隔壁により、図1に示すスペーサ4が構成される。   That is, FIG. 2 is an enlarged view of a portion where a spacer is formed in a state in which the solid-state imaging device wafer 11 and the transparent substrate 12 are arranged to face each other for bonding. In FIG. 2, a first partition 13 having a high height is formed on the lower surface of the transparent substrate 12, and the first partition 13 is positioned on both sides of the first partition 13 on the upper surface of the solid-state imaging device wafer 11. Second and third partition walls 14 and 15 having a height lower than that of the partition wall 13 are provided. The first to third partition walls constitute the spacer 4 shown in FIG.

第1の隔壁13の高さは、例えば50〜120μmであり、幅は、例えば70〜150μmである。また、第2及び第3の隔壁14,15の高さは、マイクロレンズ2が透明ガラス基板と接触して損傷することがないように、マイクロレンズ2の高さよりも高く、例えば40〜100μmであり、幅は、例えば70〜150μmである。   The height of the first partition wall 13 is, for example, 50 to 120 μm, and the width is, for example, 70 to 150 μm. The height of the second and third partition walls 14 and 15 is higher than the height of the microlens 2 so that the microlens 2 does not come into contact with the transparent glass substrate and is damaged, for example, 40 to 100 μm. And the width is, for example, 70 to 150 μm.

隔壁の形成は、感光性樹脂組成物をフォトリソグラフィーによりパターニングすることにより行うことができる。構成樹脂としては、ポリイミド樹脂、エポキシ樹脂、及びエポキシ−アクリレート樹脂等を用いることができる。   The partition wall can be formed by patterning the photosensitive resin composition by photolithography. As the constituent resin, polyimide resin, epoxy resin, epoxy-acrylate resin, or the like can be used.

次に、固体撮像素子ウエハの、隔壁の外側の位置に、紫外線硬化性樹脂等からなる接着剤層を塗布する。そして、固体撮像素子ウエハと透明ガラス基板とを貼り合せる。   Next, an adhesive layer made of an ultraviolet curable resin or the like is applied to a position outside the partition wall of the solid-state imaging device wafer. And a solid-state image sensor wafer and a transparent glass substrate are bonded together.

貼り合せの際には、透明ガラス基板に大きな圧力が加えられ、その結果、高さの高い第1の隔壁13が圧縮され、高さが減少し、固体撮像素子ウエハと透明基板との間の距離は減少する。しかし、その両側の第2及び第3の隔壁14,15の存在のため、固体撮像素子ウエハと透明基板との間の距離はそれ以上減少せず、全面にわたって均一に保持される。即ち、圧縮され、所定の反発力を有する第1の隔壁13と、その両側の高さの低い第2及び第3の隔壁14,15とからなるスペーサにより、貼り合せの際の大きい圧力によっても、固体撮像素子ウエハと透明基板との間の距離は全面にわたって均一に保持することができる。   At the time of bonding, a large pressure is applied to the transparent glass substrate. As a result, the first partition wall 13 having a high height is compressed, the height is reduced, and the space between the solid-state imaging device wafer and the transparent substrate is reduced. The distance decreases. However, due to the presence of the second and third partition walls 14 and 15 on both sides, the distance between the solid-state imaging device wafer and the transparent substrate does not decrease any more, and is maintained uniformly over the entire surface. In other words, the spacer made up of the compressed first partition wall 13 having a predetermined repulsive force and the second and third partition walls 14 and 15 having low heights on both sides of the first partition wall 13 can be applied even under a large pressure at the time of bonding. The distance between the solid-state imaging device wafer and the transparent substrate can be maintained uniformly over the entire surface.

なお、貼り合せ後、紫外線の照射等により接着剤層を硬化することにより、固体撮像素子ウエハと透明基板との間の距離は固定される。   In addition, after bonding, the distance between a solid-state image sensor wafer and a transparent substrate is fixed by hardening | curing an adhesive bond layer by irradiation of an ultraviolet-ray.

その後、貼り合された構造を、接着剤層の位置で固体撮像素子チップごとに、ダイシング装置により切断し、側壁周り配線層6及びソルダーレジストからなる絶縁層8を形成し、絶縁層8に形成された孔を通して外部接続用バンプ7を形成することにより、図1に示すような1つの固体撮像素子チップを備える固体撮像素子が製造される。   After that, the bonded structure is cut for each solid-state imaging device chip at the position of the adhesive layer by a dicing apparatus, and the insulating layer 8 including the sidewall wiring layer 6 and the solder resist is formed. By forming the external connection bumps 7 through the formed holes, a solid-state imaging device including one solid-state imaging device chip as shown in FIG. 1 is manufactured.

図2に示す例では、透明基板12の下面に高さの高い第1の隔壁13を、固体撮像素子ウエハ11の上面に第1の隔壁13よりも高さの低い第2及び第3の隔壁14,15を設けたが、本発明はこれに限らず、様々な隔壁の配置の形態とすることができる。   In the example shown in FIG. 2, the first partition 13 having a high height is provided on the lower surface of the transparent substrate 12, and the second and third partitions having a lower height than the first partition 13 are provided on the upper surface of the solid-state imaging device wafer 11. Although 14 and 15 are provided, the present invention is not limited to this, and various partition arrangements can be employed.

例えば、図3は、高さの高い第1の隔壁13を固体撮像素子ウエハ11の上面に、第1の隔壁13よりも高さの低い第2及び第3の隔壁14,15を透明基板12の下面に設けた例を示す。また、図4は、高さの高い第1の隔壁13、及び高さの低い第2及び第3の隔壁14,15のすべてを固体撮像素子ウエハ11の上面に設けた例を示す。   For example, in FIG. 3, the first partition 13 having a high height is provided on the upper surface of the solid-state imaging device wafer 11, and the second and third partitions 14 and 15 having a lower height than the first partition 13 are provided on the transparent substrate 12. The example provided in the lower surface of is shown. FIG. 4 shows an example in which the first partition 13 having a high height and the second and third partitions 14 and 15 having a low height are all provided on the upper surface of the solid-state imaging device wafer 11.

また、以上の例では、中央に高さの高い隔壁を、その両側に高さの低い隔壁を設けたが、これに限らず、いずれか一方の側に高さの高い隔壁を、それに隣接して高さの低い隔壁を2つ設けることも可能である。ただし、隔壁が3つの場合には、固体撮像素子ウエハと透明基板との間の距離を確実に一定に保持するため、高さの低い隔壁を2つ設けることが望ましい。   In the above example, a high partition wall is provided at the center and low partition walls are provided on both sides thereof. However, the present invention is not limited to this, and a high partition wall is adjacent to either side. It is also possible to provide two partition walls having a low height. However, when there are three partition walls, it is desirable to provide two partition walls having a low height in order to reliably keep the distance between the solid-state imaging device wafer and the transparent substrate constant.

なお、隔壁の個数は、3つに限らず、4つ以上であっても、また場合によっては2つであってもよい。   The number of partition walls is not limited to three, but may be four or more, or may be two in some cases.

本発明の一実施形態に係る固体撮像装置を示す断面図である。It is sectional drawing which shows the solid-state imaging device which concerns on one Embodiment of this invention. 図1に示す固体撮像装置の製造工程における、スペーサを構成する3つの隔壁の配置を示す図である。It is a figure which shows arrangement | positioning of the three partition walls which comprise a spacer in the manufacturing process of the solid-state imaging device shown in FIG. スペーサを構成する3つの隔壁の配置の他の例を示す図である。It is a figure which shows the other example of arrangement | positioning of the three partition walls which comprise a spacer. スペーサを構成する3つの隔壁の配置の他の例を示す図である。It is a figure which shows the other example of arrangement | positioning of the three partition walls which comprise a spacer.

符号の説明Explanation of symbols

1…固体撮像素子チップ、2…マイクロレンズ、3…赤外カット透明ガラス板、4…スペーサ、5…接着剤層、6…側壁周り配線層、7…外部接続用バンプ、8…絶縁層、11…固体撮像素子ウエハ、12…透明基板、13…第1の隔壁、14…第2の隔壁、15…第3の隔壁。   DESCRIPTION OF SYMBOLS 1 ... Solid-state image sensor chip, 2 ... Micro lens, 3 ... Infrared cut transparent glass plate, 4 ... Spacer, 5 ... Adhesive layer, 6 ... Wiring layer around a side wall, 7 ... Bump for external connection, 8 ... Insulating layer, DESCRIPTION OF SYMBOLS 11 ... Solid-state image sensor wafer, 12 ... Transparent substrate, 13 ... 1st partition, 14 ... 2nd partition, 15 ... 3rd partition.

Claims (6)

マイクロレンズを有する固体撮像素子チップと、この固体撮像素子チップの受光面に対向して配置された透明板と、前記固体撮像素子チップ及び透明板の間の間隔を一定に保持するために、前記固体撮像素子チップの受光面の周辺部に枠状に配置されたスペーサと、前記固体撮像素子チップ及び透明板の間の空隙の周縁を封止する接着層とを具備する固体撮像装置において、前記スペーサは、前記固体撮像素子チップ上に形成されたマイクロレンズよりも高い隔壁と、この隔壁よりも高い他の隔壁を含む複数個の隔壁からなることを特徴とする固体撮像装置。 The solid-state imaging device chip having a microlens, the transparent plate disposed to face the light receiving surface of the solid-state imaging device chip, and the solid-state imaging in order to keep a constant distance between the solid-state imaging device chip and the transparent plate a spacer arranged like a frame on the periphery of the light receiving surface of the element chip, in the solid-state imaging device including an adhesive layer for sealing the periphery of the air gap of the solid-state imaging device chip and the transparent plates, the spacer, the A solid-state imaging device comprising a plurality of partition walls including a partition wall higher than a microlens formed on a solid-state image sensor chip and another partition wall higher than the partition wall . 前記スペーサは、3つの隔壁からなることを特徴とする請求項1に記載の固体撮像装置。   The solid-state imaging device according to claim 1, wherein the spacer includes three partition walls. 前記スペーサを構成する複数の隔壁は、高さの高い隔壁と、その両側に設けられた高さの低い2つの隔壁とからなることを特徴とする請求項2に記載の固体撮像装置。   3. The solid-state imaging device according to claim 2, wherein the plurality of partition walls constituting the spacer include a partition wall having a high height and two partition walls having a low height provided on both sides thereof. 前記スペーサは、ポリイミド樹脂、エポキシ樹脂、及びエポキシ−アクリレート樹脂からなる群から選ばれた少なくとも1種の樹脂からなることを特徴とする請求項1又は2に記載の固体撮像装置。   The solid-state imaging device according to claim 1, wherein the spacer is made of at least one resin selected from the group consisting of a polyimide resin, an epoxy resin, and an epoxy-acrylate resin. 請求項1に記載の固体撮像装置の製造方法であって、複数の固体撮像素子チップが設けられた固体撮像素子ウエハと透明基板の少なくともいずれか一方の、個々の固体撮像素子チップの周辺部又はそれに対応する位置に、スペーサを構成する高さの異なる複数個の枠状の隔壁を形成する工程、
前記固体撮像素子ウエハと透明基板を、前記複数個の隔壁を間に介在させた状態で、前記ウエハ上の個々の固体撮像素子チップの周縁部に設けられた接着剤層を介して貼り合せる工程、及び
前記貼り合された構造を固体撮像素子チップごとに切断する工程
を具備することを特徴とする固体撮像装置の製造方法。
The manufacturing method of the solid-state imaging device according to claim 1, wherein at least one of a solid-state imaging device wafer provided with a plurality of solid-state imaging device chips and a transparent substrate, Forming a plurality of frame-shaped partition walls having different heights constituting the spacer at positions corresponding thereto;
A step of bonding the solid-state imaging element wafer and the transparent substrate through an adhesive layer provided on a peripheral edge of each solid-state imaging element chip on the wafer with the plurality of partition walls interposed therebetween. And a step of cutting the bonded structure for each solid-state imaging device chip.
前記スペーサは、ポリイミド樹脂、エポキシ樹脂、及びエポキシ−アクリレート樹脂からなる群から選ばれた少なくとも1種の樹脂からなることを特徴とする請求項5に記載の固体撮像装置の製造方法6. The method of manufacturing a solid-state imaging device according to claim 5 , wherein the spacer is made of at least one resin selected from the group consisting of polyimide resin, epoxy resin, and epoxy-acrylate resin.
JP2006299333A 2006-11-02 2006-11-02 Solid-state imaging device and manufacturing method thereof Active JP5061579B2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP2006299333A JP5061579B2 (en) 2006-11-02 2006-11-02 Solid-state imaging device and manufacturing method thereof
KR1020087016059A KR100994845B1 (en) 2006-11-02 2007-10-29 Solid-state imaging device and method for manufacturing the same
PCT/JP2007/071046 WO2008053849A1 (en) 2006-11-02 2007-10-29 Solid-state imaging device and method for manufacturing the same
CN2007800018412A CN101366118B (en) 2006-11-02 2007-10-29 Solid-state imaging device and manufacturing method thereof
TW96141282A TWI467747B (en) 2006-11-02 2007-11-02 Solid photographic apparatus and method of manufacturing the same
US12/385,762 US7968961B2 (en) 2006-11-02 2009-04-17 Solid-state image pickup device and method for manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006299333A JP5061579B2 (en) 2006-11-02 2006-11-02 Solid-state imaging device and manufacturing method thereof

Publications (2)

Publication Number Publication Date
JP2008117918A JP2008117918A (en) 2008-05-22
JP5061579B2 true JP5061579B2 (en) 2012-10-31

Family

ID=39503627

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006299333A Active JP5061579B2 (en) 2006-11-02 2006-11-02 Solid-state imaging device and manufacturing method thereof

Country Status (2)

Country Link
JP (1) JP5061579B2 (en)
CN (1) CN101366118B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5315028B2 (en) * 2008-12-04 2013-10-16 ルネサスエレクトロニクス株式会社 Electronic device and method for manufacturing electronic device
DE102012014135A1 (en) * 2012-07-18 2014-01-23 Brose Fahrzeugteile Gmbh & Co. Kg, Hallstadt spindle drive
CN103531579B (en) * 2013-11-06 2017-04-05 北京思比科微电子技术股份有限公司 A kind of structure for improving semiconductor die package reliability and preparation method thereof
JP2020088066A (en) * 2018-11-20 2020-06-04 キヤノン株式会社 Electronic component and apparatus

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6252742A (en) * 1985-08-30 1987-03-07 Fujitsu Ltd Method for sticking information recording medium
JPH0194548A (en) * 1987-10-05 1989-04-13 Tdk Corp Optical recording disk
JP4846910B2 (en) * 2001-02-06 2011-12-28 オリンパス株式会社 Solid-state imaging device
JP4899279B2 (en) * 2001-09-19 2012-03-21 ソニー株式会社 Solid-state imaging device
JP2003264284A (en) * 2002-03-08 2003-09-19 Sanyo Electric Co Ltd Solid state imaging element and its manufacturing method
JP4450168B2 (en) * 2002-11-27 2010-04-14 セイコーエプソン株式会社 Semiconductor device manufacturing method and semiconductor device cover
JP2006147864A (en) * 2004-11-19 2006-06-08 Fujikura Ltd Semiconductor package and its manufacturing method

Also Published As

Publication number Publication date
CN101366118A (en) 2009-02-11
CN101366118B (en) 2010-06-16
JP2008117918A (en) 2008-05-22

Similar Documents

Publication Publication Date Title
KR100994845B1 (en) Solid-state imaging device and method for manufacturing the same
TWI394269B (en) Electronic element wafer module, method for manufacturing an electronic element wafer module, electronic element module, and electronic information device
JP4542768B2 (en) Solid-state imaging device and manufacturing method thereof
JP5009209B2 (en) Wafer-like optical device and manufacturing method thereof, electronic element wafer module, sensor wafer module, electronic element module, sensor module, and electronic information device
JP4768060B2 (en) Optical element, optical element wafer, optical element wafer module, optical element module, optical element module manufacturing method, electronic element wafer module, electronic element module manufacturing method, electronic element module, and electronic information device
TWI475674B (en) Camera module and fabrication thereof
JP4819152B2 (en) Optical element wafer, optical element wafer module, optical element module, method for manufacturing optical element module, electronic element wafer module, method for manufacturing electronic element module, electronic element module, and electronic information device
JP2007510291A (en) Camera module and method of manufacturing such a camera module
JP2010103492A (en) Optical element, optical element wafer, optical element wafer module, optical element module, method of manufacturing optical element module, electronic element wafer module, method of manufacturing electronic element module, electronic element module, and electronic information device
JP2008277593A (en) Circuit board, optical device employing the same, camera module, and manufacturing method for the circuit board
JP5061579B2 (en) Solid-state imaging device and manufacturing method thereof
JP2007317719A (en) Imaging device and its manufacturing method
JP2010080591A (en) Camera module and method of manufacturing the same
JP2009251249A (en) Wafer-like optical device and manufacturing method thereof, electronic element wafer module, sensor wafer module, electronic element module, sensor module, and electronic information apparatus
JP5061580B2 (en) Solid-state imaging device and manufacturing method thereof
JP2007312012A (en) Compact camera module
US8309433B2 (en) Method of manufacturing optical sensor
JP2007150266A (en) Solid state imaging device and its manufacturing method
JP6077341B2 (en) Wafer level package, manufacturing method thereof, and semiconductor device
JP5272300B2 (en) Manufacturing method of solid-state imaging device
JP2008166939A (en) Camera module
KR101003636B1 (en) Wafer lens and manufacturing method thereof and camera module having the wafer lens
JP2006080123A (en) Method for manufacturing solid state imaging device
JP2008010535A (en) Solid-state imaging apparatus, and its manufacturing method
JP2017208403A (en) Method of manufacturing solid-state imaging device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20091027

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20101025

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120424

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20120529

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120622

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120710

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120723

R150 Certificate of patent or registration of utility model

Ref document number: 5061579

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150817

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250