JP5046142B2 - 再構成可能集積回路 - Google Patents

再構成可能集積回路 Download PDF

Info

Publication number
JP5046142B2
JP5046142B2 JP2010505888A JP2010505888A JP5046142B2 JP 5046142 B2 JP5046142 B2 JP 5046142B2 JP 2010505888 A JP2010505888 A JP 2010505888A JP 2010505888 A JP2010505888 A JP 2010505888A JP 5046142 B2 JP5046142 B2 JP 5046142B2
Authority
JP
Japan
Prior art keywords
circuit
reconfigurable integrated
integrated circuit
signal
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2010505888A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2009123090A1 (ja
Inventor
崇 河並
帆平 小池
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
National Institute of Advanced Industrial Science and Technology AIST
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National Institute of Advanced Industrial Science and Technology AIST filed Critical National Institute of Advanced Industrial Science and Technology AIST
Priority to JP2010505888A priority Critical patent/JP5046142B2/ja
Publication of JPWO2009123090A1 publication Critical patent/JPWO2009123090A1/ja
Application granted granted Critical
Publication of JP5046142B2 publication Critical patent/JP5046142B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H03K19/17784—Structural details for adapting physical parameters for supply voltage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H03K19/17792—Structural details for adapting physical parameters for operating speed

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP2010505888A 2008-03-31 2009-03-30 再構成可能集積回路 Expired - Fee Related JP5046142B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2010505888A JP5046142B2 (ja) 2008-03-31 2009-03-30 再構成可能集積回路

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2008090315 2008-03-31
JP2008090315 2008-03-31
PCT/JP2009/056451 WO2009123090A1 (fr) 2008-03-31 2009-03-30 Circuit intégré reconfigurable
JP2010505888A JP5046142B2 (ja) 2008-03-31 2009-03-30 再構成可能集積回路

Publications (2)

Publication Number Publication Date
JPWO2009123090A1 JPWO2009123090A1 (ja) 2011-07-28
JP5046142B2 true JP5046142B2 (ja) 2012-10-10

Family

ID=41135466

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010505888A Expired - Fee Related JP5046142B2 (ja) 2008-03-31 2009-03-30 再構成可能集積回路

Country Status (2)

Country Link
JP (1) JP5046142B2 (fr)
WO (1) WO2009123090A1 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9166598B1 (en) * 2012-05-08 2015-10-20 Altera Corporation Routing and programming for resistive switch arrays
JP6750353B2 (ja) * 2016-07-07 2020-09-02 日本電気株式会社 スイッチ回路およびこれを用いた半導体装置
CN117236254B (zh) * 2023-11-13 2024-03-15 中科芯磁科技(珠海)有限责任公司 可配置逻辑块控制方法、可配置逻辑块及存储介质

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0945785A (ja) * 1995-07-24 1997-02-14 Motorola Inc 高速・低電力用しきい電圧選択方法
JP2001156261A (ja) * 1999-09-13 2001-06-08 Hitachi Ltd 半導体集積回路装置
JP2004335686A (ja) * 2003-05-07 2004-11-25 National Institute Of Advanced Industrial & Technology 高速低消費電力論理装置
JP2005109179A (ja) * 2003-09-30 2005-04-21 National Institute Of Advanced Industrial & Technology 高速低消費電力論理装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0945785A (ja) * 1995-07-24 1997-02-14 Motorola Inc 高速・低電力用しきい電圧選択方法
JP2001156261A (ja) * 1999-09-13 2001-06-08 Hitachi Ltd 半導体集積回路装置
JP2004335686A (ja) * 2003-05-07 2004-11-25 National Institute Of Advanced Industrial & Technology 高速低消費電力論理装置
JP2005109179A (ja) * 2003-09-30 2005-04-21 National Institute Of Advanced Industrial & Technology 高速低消費電力論理装置

Also Published As

Publication number Publication date
JPWO2009123090A1 (ja) 2011-07-28
WO2009123090A1 (fr) 2009-10-08

Similar Documents

Publication Publication Date Title
US7973556B1 (en) System and method for using reconfiguration ports for power management in integrated circuits
US7382157B1 (en) Interconnect driver circuits for dynamic logic
CN107148754B (zh) 用于控制集成电路中的电源的电路和方法
US7772906B2 (en) Low power flip flop through partially gated slave clock
US7548089B1 (en) Structures and methods to avoiding hold time violations in a programmable logic device
US7855574B2 (en) Programmable multiple supply regions with switched pass gate level converters
US7355440B1 (en) Method of reducing leakage current using sleep transistors in programmable logic device
JP5123401B2 (ja) 集積回路装置における消費電力を最小化するための回路および方法
EP2974022B1 (fr) Coupure d'alimentation à découpage fin dans les interconnexions de circuits intégrés prédiffusés programmables
US9246492B1 (en) Power grid architecture for voltage scaling in programmable integrated circuits
KR102038745B1 (ko) 입력/출력 회로 및 입력/출력 회로를 실행하는 방법
US9337841B1 (en) Circuits for and methods of providing voltage level shifting in an integrated circuit device
JP2002009242A (ja) 半導体集積回路、論理演算回路およびフリップフロップ
US20170288671A1 (en) Pipelined interconnect circuitry with double data rate interconnections
JP2005101540A (ja) 半導体回路の漏れ電流を低減するための方法とシステム
JP5046142B2 (ja) 再構成可能集積回路
US7239173B1 (en) Programmable memory element with power save mode in a programmable logic device
US7893712B1 (en) Integrated circuit with a selectable interconnect circuit for low power or high performance operation
US7839165B2 (en) User-accessible freeze-logic for dynamic power reduction and associated methods
US7370294B1 (en) Design techniques for low leakage circuits based on delay statistics
US7948791B1 (en) Memory array and method of implementing a memory array
EP1352474B1 (fr) Conditionnement de transistors soi pour dispositif logiques programmables
JP2007318230A (ja) 半導体集積回路
CN117235007A (zh) 互连模块控制方法、互连模块及存储介质

Legal Events

Date Code Title Description
TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120703

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120705

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150727

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 5046142

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees