JP5044319B2 - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
JP5044319B2
JP5044319B2 JP2007189141A JP2007189141A JP5044319B2 JP 5044319 B2 JP5044319 B2 JP 5044319B2 JP 2007189141 A JP2007189141 A JP 2007189141A JP 2007189141 A JP2007189141 A JP 2007189141A JP 5044319 B2 JP5044319 B2 JP 5044319B2
Authority
JP
Japan
Prior art keywords
light receiving
receiving element
light
semiconductor substrate
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2007189141A
Other languages
Japanese (ja)
Other versions
JP2009026985A (en
Inventor
貴宏 川島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
On Semiconductor Trading Ltd
Original Assignee
On Semiconductor Trading Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by On Semiconductor Trading Ltd filed Critical On Semiconductor Trading Ltd
Priority to JP2007189141A priority Critical patent/JP5044319B2/en
Publication of JP2009026985A publication Critical patent/JP2009026985A/en
Application granted granted Critical
Publication of JP5044319B2 publication Critical patent/JP5044319B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods

Landscapes

  • Solid State Image Pick-Up Elements (AREA)
  • Wire Bonding (AREA)

Description

本発明は、光信号を電気信号に変換するための素子を備える半導体装置に関するものである。   The present invention relates to a semiconductor device including an element for converting an optical signal into an electric signal.

従来から、光の吸収により光信号を電気信号に変換するための素子(受光素子)としてホトダイオードが知られている。半導体基板上にホトダイオードが形成された従来の半導体チップについて図面を参照しながら説明する。図9は、従来の半導体チップ100の概略を示す断面図である。   Conventionally, a photodiode is known as an element (light receiving element) for converting an optical signal into an electric signal by absorbing light. A conventional semiconductor chip in which a photodiode is formed on a semiconductor substrate will be described with reference to the drawings. FIG. 9 is a cross-sectional view schematically showing a conventional semiconductor chip 100.

シリコン(Si)等から成る半導体基板101の表面には、ホトダイオードから成る受光素子102が形成され、更に、受光素子102と電気的に接続されたパッド電極103が絶縁膜104を介して形成されている。パッド電極103は、シリコン窒化膜等から成るパッシベーション膜105で被覆されている。   A light receiving element 102 made of a photodiode is formed on the surface of a semiconductor substrate 101 made of silicon (Si) or the like, and a pad electrode 103 electrically connected to the light receiving element 102 is formed through an insulating film 104. Yes. The pad electrode 103 is covered with a passivation film 105 made of a silicon nitride film or the like.

半導体基板101の表面上には、ガラス基板等の支持体106がエポキシ樹脂等から成る接着層107を介して貼り合わされている。支持体106は、製造工程の中で薄型化される半導体基板101を保持し、半導体基板101の表面に形成された素子を保護する。   A support 106 such as a glass substrate is bonded to the surface of the semiconductor substrate 101 via an adhesive layer 107 made of epoxy resin or the like. The support 106 holds the semiconductor substrate 101 that is thinned during the manufacturing process, and protects elements formed on the surface of the semiconductor substrate 101.

半導体基板101の側面及び裏面上にはシリコン酸化膜やシリコン窒化膜等から成る絶縁膜108が形成されている。絶縁膜108上には、パッド電極103と電気的に接続されたアルミニウム等から成る配線層109が、半導体基板101の側面及び裏面に沿って形成されている。また、絶縁膜108及び配線層109を被覆して、ソルダーレジスト等から成る保護層110が形成されている。保護層110の所定領域には開口部が形成され、この開口部を通して配線層109と電気的に接続されたボール状のバンプ電極111が形成されている。   An insulating film 108 made of a silicon oxide film, a silicon nitride film, or the like is formed on the side surface and the back surface of the semiconductor substrate 101. On the insulating film 108, a wiring layer 109 made of aluminum or the like electrically connected to the pad electrode 103 is formed along the side surface and the back surface of the semiconductor substrate 101. A protective layer 110 made of a solder resist or the like is formed so as to cover the insulating film 108 and the wiring layer 109. An opening is formed in a predetermined region of the protective layer 110, and a ball-shaped bump electrode 111 that is electrically connected to the wiring layer 109 through the opening is formed.

半導体チップ100は、バンプ電極111を介してプリント基板等の実装基板に実装される。そして、半導体基板101の表面側から入射される光は受光素子102で受けられ、受光素子102はその光の量に応じた出力電流を流す。そのため、このような半導体チップ100は「明るい」「暗い」といった周囲の明るさを感知するセンサ(照度センサ)や、CDやDVDの光ピックアップ装置等に用いられている。   The semiconductor chip 100 is mounted on a mounting board such as a printed board via the bump electrodes 111. Light incident from the surface side of the semiconductor substrate 101 is received by the light receiving element 102, and the light receiving element 102 flows an output current corresponding to the amount of the light. Therefore, such a semiconductor chip 100 is used in a sensor (illuminance sensor) that senses ambient brightness such as “bright” and “dark”, an optical pickup device for a CD or DVD, and the like.

本発明に関連した技術は、例えば以下の特許文献に記載されている。
特開2006−93367号公報
Techniques related to the present invention are described in, for example, the following patent documents.
JP 2006-93367 A

上述した半導体チップ100においては、半導体基板101の表面側から入射される光の量に応じて所定の電流が出力されるように、受光素子102や増幅トランジスタ等の回路素子が設計されていた。   In the semiconductor chip 100 described above, circuit elements such as the light receiving element 102 and the amplification transistor are designed so that a predetermined current is output according to the amount of light incident from the surface side of the semiconductor substrate 101.

しかしながら、近年は半導体基板101の薄型化が進んでいることもあり、半導体基板101の裏面側から想定外の光が半導体基板101を透過して受光素子102に入射し、この誤検知によって受光素子102から出力される電流値が目標特性からずれるという問題があった。特に赤外線は半導体基板101を透過し易く、裏面側からの赤外線の入射が半導体チップ100の特性ずれに大きな影響を及ぼすことがあった。なお、このような設計上予定しない不要な光の浸入による特性ずれの問題は、照度センサや光ピックアップ装置に限らず、受光素子を備える種々の装置において重要な問題となっている。   However, in recent years, the thickness of the semiconductor substrate 101 has been reduced, and unexpected light passes through the semiconductor substrate 101 from the back surface side of the semiconductor substrate 101 and is incident on the light receiving element 102. There is a problem in that the current value output from 102 deviates from the target characteristics. In particular, infrared rays are likely to pass through the semiconductor substrate 101, and the incidence of infrared rays from the back side may have a great effect on the characteristic deviation of the semiconductor chip 100. Note that the problem of characteristic deviation due to the intrusion of unnecessary light that is not planned in the design is an important problem not only in the illuminance sensor and the optical pickup device but also in various devices including a light receiving element.

そこで本発明は、受光素子への不要な光の浸入を防止することで、半導体チップの特性ずれを防止することを主たる目的とする。   Accordingly, the main object of the present invention is to prevent the characteristic deviation of the semiconductor chip by preventing unnecessary light from entering the light receiving element.

本発明は上記課題に鑑みてなされたものであり、その主な特徴は以下のとおりである。すなわち、本発明の半導体装置は、実装基板上に実装された半導体チップを備える半導体装置であって、前記半導体チップは、表面に受光素子が形成された半導体基板と、前記半導体基板の裏面上に部分的に形成され、前記受光素子と電気的に接続された裏面電極を含む金属層とを備え、前記実装基板は、その表面上に、前記裏面電極と接続され、かつ前記実装基板の裏面方向から前記半導体基板の表面方向に入射される光を遮断する導電層を備え、前記導電層は、前記半導体基板の裏面のうち前記金属層で覆われていない領域を覆うように形成されていることを特徴とする。   The present invention has been made in view of the above problems, and its main features are as follows. That is, the semiconductor device of the present invention is a semiconductor device including a semiconductor chip mounted on a mounting substrate, and the semiconductor chip is provided on a semiconductor substrate having a light receiving element formed on a surface thereof and on a back surface of the semiconductor substrate. A metal layer including a back electrode that is partially formed and electrically connected to the light receiving element, and the mounting substrate is connected to the back electrode on the surface thereof, and the back surface direction of the mounting substrate A conductive layer that blocks light incident on the surface of the semiconductor substrate from above, and the conductive layer is formed so as to cover a region of the back surface of the semiconductor substrate that is not covered by the metal layer. It is characterized by.

本発明では、半導体チップが実装される基板(実装基板)に、実装基板の裏面方向からその表面方向に入射される光を遮断する導電層が形成されている。そのため、実装基板の裏面方向から表面方向に入射される光が仮にあったとしても、当該光は導電層で遮断されて受光素子に到達せず(あるいは到達し難く)、受光素子の動作特性ずれを防止することができる。   In the present invention, a conductive layer is formed on a substrate (mounting substrate) on which a semiconductor chip is mounted to block light incident on the surface direction from the back surface direction of the mounting substrate. Therefore, even if there is light incident from the back surface direction to the front surface direction of the mounting substrate, the light is blocked by the conductive layer and does not reach (or is difficult to reach) the light receiving element, and the operating characteristics of the light receiving element are shifted. Can be prevented.

次に、本発明の第1の実施形態について図1及び図2を参照しながら説明する。図1は、本実施形態に係る半導体チップ1の断面図であり、図2は半導体チップ1を裏面側から見た平面図の概略である。なお、図1は図2のX−X線に沿った断面図に相当する。   Next, a first embodiment of the present invention will be described with reference to FIGS. FIG. 1 is a cross-sectional view of a semiconductor chip 1 according to the present embodiment, and FIG. 2 is a schematic plan view of the semiconductor chip 1 viewed from the back side. 1 corresponds to a cross-sectional view taken along line XX in FIG.

シリコン等から成る半導体基板2の表面には、ホトダイオードから成る複数(本実施形態では2つ)の受光素子3が島状に形成されている。受光素子3は、半導体基板2の表面側から入射される光を電気信号に変換するための素子である。   On the surface of the semiconductor substrate 2 made of silicon or the like, a plurality (two in the present embodiment) of light receiving elements 3 made of photodiodes are formed in an island shape. The light receiving element 3 is an element for converting light incident from the surface side of the semiconductor substrate 2 into an electric signal.

半導体基板1の表面には受光素子3以外にも、抵抗(拡散抵抗やポリシリコン抵抗)、容量、受光素子3で変換された電気信号を増幅するためのトランジスタ素子(増幅素子)等から成る集積回路4が形成されている。受光素子3と集積回路4は、不図示の配線を介して相互に接続されている。   On the surface of the semiconductor substrate 1, in addition to the light receiving element 3, there are integrated resistors (diffusion resistors and polysilicon resistors), capacitors, transistor elements (amplifying elements) for amplifying the electric signal converted by the light receiving element 3, and the like. A circuit 4 is formed. The light receiving element 3 and the integrated circuit 4 are connected to each other via a wiring (not shown).

半導体基板2の表面上には絶縁膜5(例えば、熱酸化法やCVD法等によって形成されたシリコン酸化膜)が形成されており、絶縁膜5の一部上には、受光素子3あるいは集積回路4と電気的に接続されたアルミニウム等から成るパッド電極6が形成されている。パッド電極6の形成位置に限定はなく、半導体基板2上に形成されていても良い。   An insulating film 5 (for example, a silicon oxide film formed by a thermal oxidation method, a CVD method, or the like) is formed on the surface of the semiconductor substrate 2, and the light receiving element 3 or the integrated circuit is formed on a part of the insulating film 5. A pad electrode 6 made of aluminum or the like electrically connected to the circuit 4 is formed. The formation position of the pad electrode 6 is not limited, and may be formed on the semiconductor substrate 2.

絶縁膜5上には、パッド電極6の一部または全部を被覆するパッシベーション膜7(例えば、CVD法により形成されたシリコン窒化膜)が形成されている。   On the insulating film 5, a passivation film 7 (for example, a silicon nitride film formed by a CVD method) that covers a part or all of the pad electrode 6 is formed.

半導体基板2の表面上には、エポキシ樹脂やポリイミド,レジスト,アクリル等から成る接着層8を介して支持体9が貼り合わされている。支持体9は、例えばフィルム状の保護テープでもよいし、ガラスや石英,セラミック,金属等の剛性の基板であってもよいし、樹脂から成るものでもよい。支持体9は、半導体チップ1を支持すると共にその表面側を保護する機能を有するものであり、その膜厚は例えば約400μm程度である。また、支持体9は透明もしくは半透明の材料から成り、受光素子3が受光すべき波長の光を透過する性状を有するものである。   A support 9 is bonded onto the surface of the semiconductor substrate 2 via an adhesive layer 8 made of epoxy resin, polyimide, resist, acrylic, or the like. The support 9 may be, for example, a film-like protective tape, a rigid substrate such as glass, quartz, ceramic, or metal, or may be made of a resin. The support 9 has a function of supporting the semiconductor chip 1 and protecting the surface side thereof, and its film thickness is, for example, about 400 μm. The support 9 is made of a transparent or translucent material, and has a property of transmitting light having a wavelength that the light receiving element 3 should receive.

なお、必要に応じて支持体9を設けずに半導体チップ1を構成してもよい。また、受光素子3に入射させたくない特定の波長の光を遮断するためにフィルター層を設けても良い。例えば、赤外線が受光素子3へ入射することを防止するために、支持体9の一方の面側(例えば半導体基板2の表面側)に赤外線フィルター層を設けることができる。   In addition, you may comprise the semiconductor chip 1 without providing the support body 9 as needed. Further, a filter layer may be provided to block light of a specific wavelength that is not desired to be incident on the light receiving element 3. For example, in order to prevent infrared rays from entering the light receiving element 3, an infrared filter layer can be provided on one surface side of the support 9 (for example, the surface side of the semiconductor substrate 2).

半導体基板2の側面及び裏面全体は絶縁膜10(例えばプラズマCVD法によって形成されたシリコン酸化膜やシリコン窒化膜)で被覆されている。絶縁膜10上には、パッド電極6と電気的に接続されたアルミニウム等から成る配線層11が、半導体基板2の側面及び裏面に沿って形成されている。   The entire side surface and back surface of the semiconductor substrate 2 are covered with an insulating film 10 (for example, a silicon oxide film or a silicon nitride film formed by a plasma CVD method). On the insulating film 10, a wiring layer 11 made of aluminum or the like electrically connected to the pad electrode 6 is formed along the side surface and the back surface of the semiconductor substrate 2.

配線層11上には後述するバンプ電極14の台座として、電極接続層12を形成することが好ましい。電極接続層12を形成するのは、アルミニウム等から成る配線層11と、ハンダ等から成るバンプ電極14とが接合し難いという理由や、バンプ電極14の材料が配線層11側に流入してくることを防止するという理由による。電極接続層12は、例えばレジスト層をマスクとしてニッケル(Ni)層と金(Au)層等の金属層を配線層11や絶縁膜10上に順次スパッタリングし、その後レジスト層を除去するというリフトオフ法や、メッキ法によって形成することができる。なお、電極接続層12は、配線層11のバンプ電極14が形成される予定の領域にのみ形成することもできる。   An electrode connection layer 12 is preferably formed on the wiring layer 11 as a pedestal for a bump electrode 14 to be described later. The electrode connection layer 12 is formed because it is difficult to join the wiring layer 11 made of aluminum or the like and the bump electrode 14 made of solder or the like, or the material of the bump electrode 14 flows into the wiring layer 11 side. It is because of preventing it. The electrode connection layer 12 is formed by, for example, a lift-off method in which a metal layer such as a nickel (Ni) layer and a gold (Au) layer is sequentially sputtered on the wiring layer 11 and the insulating film 10 using a resist layer as a mask, and then the resist layer is removed. Alternatively, it can be formed by a plating method. The electrode connection layer 12 can also be formed only in a region where the bump electrode 14 of the wiring layer 11 is to be formed.

絶縁膜10や電極接続層12を被覆して、ソルダーレジストやポリイミド系樹脂等から成る保護層13が形成されている。保護層13の所定領域には開口部が形成され、この開口部を通して電極接続層12と電気的に接続されたハンダ等から成るバンプ電極14が形成されている。バンプ電極14は、後述する実装基板20に当該半導体チップ1を実装する際の外部電極であり、電極接続層12,配線層11,及びパッド電極6を介して受光素子3及び集積回路4と電気的に接続されている。   A protective layer 13 made of a solder resist, a polyimide resin, or the like is formed so as to cover the insulating film 10 and the electrode connection layer 12. An opening is formed in a predetermined region of the protective layer 13, and a bump electrode 14 made of solder or the like electrically connected to the electrode connection layer 12 through the opening is formed. The bump electrode 14 is an external electrode when the semiconductor chip 1 is mounted on a mounting substrate 20 to be described later, and is electrically connected to the light receiving element 3 and the integrated circuit 4 via the electrode connection layer 12, the wiring layer 11, and the pad electrode 6. Connected.

なお、図1ではバンプ電極14が半導体基板2の裏面上に形成されているが、その一部を半導体基板2の側面に延在するように形成してもよい。かかる構成によれば、バンプ電極14の平面的な面積が拡がるため、半導体基板2の側面側及び裏面側から受光素子3方向への光の浸入を遮断する効果を向上させることができる。   In FIG. 1, the bump electrode 14 is formed on the back surface of the semiconductor substrate 2, but a part of the bump electrode 14 may extend to the side surface of the semiconductor substrate 2. According to such a configuration, since the planar area of the bump electrode 14 is expanded, it is possible to improve the effect of blocking the intrusion of light from the side surface side and the back surface side of the semiconductor substrate 2 toward the light receiving element 3.

次に、半導体チップ1の裏面側から見た平面構造について説明する。各受光素子3は、図2に示すように、垂直方向(半導体基板2の厚み方向)から見た場合に、大部分が半導体基板2の裏面上に形成された金属層(配線層11,電極接続層12,バンプ電極14)と重畳し、一部が重畳していない(領域Y)。なお、集積回路4は配線層11,電極接続層12の形成領域よりも内側に形成されていることが好ましい。   Next, the planar structure viewed from the back side of the semiconductor chip 1 will be described. As shown in FIG. 2, each light receiving element 3 has a metal layer (wiring layer 11, electrode) mostly formed on the back surface of the semiconductor substrate 2 when viewed from the vertical direction (thickness direction of the semiconductor substrate 2). It overlaps with the connection layer 12 and the bump electrode 14), and a part thereof does not overlap (region Y). Note that the integrated circuit 4 is preferably formed inside the formation region of the wiring layer 11 and the electrode connection layer 12.

次に、上述した半導体チップ1が実装される基板(実装基板20)について図3を参照しながら説明する。実装基板20はプリント基板やフレキシブル基板であって、図3に示すように、その表面上に銅箔やアルミ,金等の導体から成る導電層21が所定の配線パターンを描くようにして形成されている。各導電層21は、所定領域が拡張しており、実装工程の際には当該拡張領域(以下、ランド22とする)の接触部23に上記バンプ電極14がそれぞれ接触・固定される。ここで、従来の一般的な実装基板のランドは、接触するバンプ電極と同程度かそれよりも若干広い程度の面積を有するが、本実施形態のランド22は、図3に示すように接触部23よりも十分にその面積を拡張させている。具体的には、実装時において半導体基板2の裏面のうち金属層(配線層11,電極接続層12,バンプ電極14)で覆われていない領域を覆うようにランド22が形成されている。   Next, a substrate (mounting substrate 20) on which the above-described semiconductor chip 1 is mounted will be described with reference to FIG. The mounting board 20 is a printed board or a flexible board, and as shown in FIG. 3, a conductive layer 21 made of a conductor such as copper foil, aluminum or gold is formed on the surface so as to draw a predetermined wiring pattern. ing. Each conductive layer 21 has a predetermined area expanded, and the bump electrode 14 is contacted and fixed to a contact portion 23 of the expanded area (hereinafter referred to as a land 22) in the mounting process. Here, the land of the conventional general mounting substrate has an area that is about the same as or slightly wider than the bump electrode that is in contact with the land, but the land 22 of this embodiment has a contact portion as shown in FIG. The area is expanded more than 23. Specifically, the land 22 is formed so as to cover a region of the back surface of the semiconductor substrate 2 that is not covered with the metal layer (wiring layer 11, electrode connection layer 12, bump electrode 14) during mounting.

次に、上記半導体チップ1が実装基板20に実装された状態(半導体装置25)を説明する。半導体チップ1は、図4及び図5に示すようにバンプ電極14とランド22とが接触かつ固定されて実装基板20上に実装される。図4は半導体装置25を示す断面図であり、図5は半導体装置25の受光素子3,配線層11,電極接続層12,バンプ電極14,ランド22との位置関係を示す平面図である。   Next, a state where the semiconductor chip 1 is mounted on the mounting substrate 20 (semiconductor device 25) will be described. As shown in FIGS. 4 and 5, the semiconductor chip 1 is mounted on the mounting substrate 20 with the bump electrodes 14 and the lands 22 being in contact and fixed. FIG. 4 is a cross-sectional view showing the semiconductor device 25, and FIG. 5 is a plan view showing the positional relationship between the light receiving element 3, the wiring layer 11, the electrode connection layer 12, the bump electrode 14, and the land 22 of the semiconductor device 25.

第1の実施形態では、図4及び図5に示すように、ランド22が半導体基板2の裏面のうち金属層(配線層11,電極接続層12,バンプ電極14)で覆われていなかった領域を覆っている点が特徴である。更には、受光素子3の形成領域のうち金属層(配線層11,電極接続層12,バンプ電極14)で覆われていなかった領域Yがランド22で覆われている点が特徴である。従って、半導体装置25では、受光素子3の全体が半導体チップ1の裏面上に形成された金属層(配線層11,電極接続層12,バンプ電極14)と、実装基板20に形成された導電層(ランド22)で完全に覆われている。   In the first embodiment, as shown in FIGS. 4 and 5, the land 22 is not covered with the metal layer (wiring layer 11, electrode connection layer 12, bump electrode 14) on the back surface of the semiconductor substrate 2. The point that covers is characteristic. Further, the region Y that is not covered with the metal layer (wiring layer 11, electrode connection layer 12, bump electrode 14) in the formation region of the light receiving element 3 is characterized by being covered with the land 22. Therefore, in the semiconductor device 25, the metal layer (wiring layer 11, electrode connection layer 12, bump electrode 14) formed entirely on the back surface of the semiconductor chip 1 and the conductive layer formed on the mounting substrate 20 in the semiconductor device 25. (Land 22) is completely covered.

半導体装置25では、バンプ電極14から電極接続層12,配線層11,及びパッド電極6を介して受光素子3のカソード電極及びアノード電極に所定の電位(例えば、カソード電極に電源電位、アノード電極に接地電位)が印加され、逆バイアス状態で動作させる。この逆バイアスによってPN接合付近に空乏層が形成され、光の入射を受けた際、光の量に応じて受光素子3に電流が発生する。そして、当該電流は集積回路4で増幅される。   In the semiconductor device 25, a predetermined potential (for example, a power supply potential is applied to the cathode electrode and a power supply potential is applied to the anode electrode) from the bump electrode 14 to the cathode electrode and the anode electrode of the light receiving element 3 through the electrode connection layer 12, the wiring layer 11, and the pad electrode 6. (Ground potential) is applied to operate in a reverse bias state. Due to this reverse bias, a depletion layer is formed in the vicinity of the PN junction, and when light is incident, a current is generated in the light receiving element 3 in accordance with the amount of light. The current is amplified by the integrated circuit 4.

以上説明したように、第1の実施形態に係る半導体装置25では、ランド22が半導体基板2の裏面のうち金属層(配線層11,電極接続層12,バンプ電極14)で覆われていなかった領域を覆っている。そのため、実装基板20の裏面側から受光素子3の方向に想定外の光が入射したとしても、当該光は先ずランド22によって遮断され、次いで金属層(配線層11,電極接続層12,バンプ電極14)によって遮断され、半導体基板2の表面側まで不要な光が透過し難い構成になっている。更に、本実施形態では受光素子3の全体がランド22と上記金属層で完全に覆われるため、裏面側からの光が受光素子3まで到達しない(あるいは到達し難くなっている)。従って、半導体基板2の表面側からの光のみを受光素子3で正確に受光することができ、誤動作(不要な電流の発生)のない、所望の特性を持った半導体装置25を得ることができる。特に、赤外線のような透過し易い光の裏面側からの入射を効果的に防止できる点が優れている。なお、半導体基板2の表面側からも受光素子3に赤外線を入射させたくない場合には、上記のとおり赤外線フィルター層を受光素子3の上方に設ければよい。   As described above, in the semiconductor device 25 according to the first embodiment, the land 22 is not covered with the metal layer (the wiring layer 11, the electrode connection layer 12, and the bump electrode 14) on the back surface of the semiconductor substrate 2. Covering the area. Therefore, even if unexpected light is incident in the direction of the light receiving element 3 from the back side of the mounting substrate 20, the light is first blocked by the land 22, and then the metal layer (wiring layer 11, electrode connection layer 12, bump electrode). 14), unnecessary light is hardly transmitted to the surface side of the semiconductor substrate 2. Further, in the present embodiment, since the entire light receiving element 3 is completely covered with the land 22 and the metal layer, the light from the back side does not reach the light receiving element 3 (or is difficult to reach). Therefore, only the light from the surface side of the semiconductor substrate 2 can be accurately received by the light receiving element 3, and the semiconductor device 25 having desired characteristics without malfunction (generation of unnecessary current) can be obtained. . In particular, the point which can prevent effectively the incident from the back side of the light which permeate | transmits easily like infrared rays is excellent. If it is not desired to make infrared light incident on the light receiving element 3 also from the surface side of the semiconductor substrate 2, the infrared filter layer may be provided above the light receiving element 3 as described above.

また、実装基板20に形成された導電層(本実施形態ではランド22)に本来の機能(半導体チップとの電気的接続を介在する機能)に加えて遮光機能を持たせ、更には半導体基板2の裏面側や側面側に形成された金属層(本実施形態ではバンプ電極14,電極接続層12,配線層11)に本来の機能(受光素子3等の素子への電源供給を介在する機能)に加えて遮光機能を持たせるようにすることで、別途遮光層を形成することを要しない。従って、製造工程を簡略化して製造コストを抑えるとともに、半導体装置の生産性を向上させることができる。   Further, the conductive layer (land 22 in this embodiment) formed on the mounting substrate 20 is provided with a light shielding function in addition to the original function (a function of interposing electrical connection with the semiconductor chip), and further, the semiconductor substrate 2. Of the metal layer (in this embodiment, the bump electrode 14, the electrode connection layer 12, and the wiring layer 11) formed on the back surface side and the side surface of the light source (function that intervenes power supply to the light receiving element 3 and the like) In addition, it is not necessary to form a separate light shielding layer by providing a light shielding function. Therefore, the manufacturing process can be simplified to reduce the manufacturing cost, and the productivity of the semiconductor device can be improved.

また、本実施形態では、配線層11や電極接続層12の形成領域よりも内側に集積回路4が形成されている。そのため、集積回路4を構成する素子にも実装基板20の裏面側からの光が到達せず、集積回路4に形成されたバイポーラトランジスタ等の増幅素子の誤動作を防止することができる。なお、集積回路4をランド22で覆うことで同様の効果を得ることも可能である。   In the present embodiment, the integrated circuit 4 is formed on the inner side of the formation region of the wiring layer 11 and the electrode connection layer 12. Therefore, light from the back surface side of the mounting substrate 20 does not reach the elements constituting the integrated circuit 4, and malfunction of an amplifying element such as a bipolar transistor formed in the integrated circuit 4 can be prevented. The same effect can be obtained by covering the integrated circuit 4 with the land 22.

また、バンプ電極14や電極接続層12,配線層11の面積を拡張させ、その一部を半導体基板2の裏面だけに限らず側面に延在するように形成し、受光素子3や集積回路4を斜め方向から覆ってもよい。こうすることで、実装基板20の裏面に対して斜め方向から受光素子3への光の浸入を遮断する効果を向上させることもできる。   Further, the areas of the bump electrode 14, the electrode connection layer 12, and the wiring layer 11 are expanded, and a part thereof is formed so as to extend not only to the back surface of the semiconductor substrate 2 but also to the side surface, and the light receiving element 3 and the integrated circuit 4. May be covered from an oblique direction. By doing so, it is also possible to improve the effect of blocking the entry of light into the light receiving element 3 from an oblique direction with respect to the back surface of the mounting substrate 20.

次に、本発明の第2の実施形態について図6を参照しながら説明する。図6は第2の実施形態に係る半導体チップ30を裏面側から見た平面図であり、受光素子と半導体基板2の裏面上に形成された金属層との位置関係を示している。なお、第1の実施形態と同様の構成については同一記号を用いてその説明を省略するか簡略する。   Next, a second embodiment of the present invention will be described with reference to FIG. FIG. 6 is a plan view of the semiconductor chip 30 according to the second embodiment as viewed from the back surface side, and shows the positional relationship between the light receiving element and the metal layer formed on the back surface of the semiconductor substrate 2. In addition, about the structure similar to 1st Embodiment, the description is abbreviate | omitted or simplified using the same symbol.

半導体基板2の表面には、ホトダイオードから成る複数(本実施形態では4つ)の受光素子31が島状に形成されている。各受光素子31は、半導体基板2の厚み方向から見た場合に配線層11や電極接続層12,バンプ電極14で覆われている。このように、受光素子31の全体が半導体基板2の裏面上に形成された金属層(配線層11,電極接続層12,バンプ電極14)で完全に覆われている点が第1の実施形態と異なる。受光素子31以外の構成要素については第1の実施形態と同様である。以上のように構成された半導体チップ31は、バンプ電極14を介して実装基板20に第1の実施形態と同様に実装される。   On the surface of the semiconductor substrate 2, a plurality of (four in this embodiment) light receiving elements 31 made of photodiodes are formed in an island shape. Each light receiving element 31 is covered with the wiring layer 11, the electrode connection layer 12, and the bump electrode 14 when viewed from the thickness direction of the semiconductor substrate 2. As described above, the first embodiment is that the entire light receiving element 31 is completely covered with the metal layer (the wiring layer 11, the electrode connection layer 12, and the bump electrode 14) formed on the back surface of the semiconductor substrate 2. And different. The components other than the light receiving element 31 are the same as those in the first embodiment. The semiconductor chip 31 configured as described above is mounted on the mounting substrate 20 via the bump electrodes 14 in the same manner as in the first embodiment.

このように構成された第2の実施形態に係る半導体装置は、第1の実施形態で得られた効果に加えて以下の効果を有する。つまり、第2の実施形態に係る半導体装置では、各受光素子31が半導体基板2の裏面上に形成された金属層の領域内に形成されており、図2で示したような領域Yがない。そのため、実装基板20の裏面側から受光素子31の方向に不要な光が入射したとしても、第1の実施形態に比べて当該光が受光素子3まで到達し難くなっている。従って、半導体基板2の表面側からの光のみを受光素子3で正確に受光することができ、誤動作のない、所望の特性を持った半導体装置を得ることができる。   The semiconductor device according to the second embodiment configured as described above has the following effects in addition to the effects obtained in the first embodiment. That is, in the semiconductor device according to the second embodiment, each light receiving element 31 is formed in the region of the metal layer formed on the back surface of the semiconductor substrate 2, and there is no region Y as shown in FIG. . Therefore, even if unnecessary light is incident in the direction of the light receiving element 31 from the back surface side of the mounting substrate 20, the light is less likely to reach the light receiving element 3 compared to the first embodiment. Therefore, only the light from the surface side of the semiconductor substrate 2 can be accurately received by the light receiving element 3, and a semiconductor device having desired characteristics without malfunction can be obtained.

また、本実施形態における受光素子は、第1の実施形態に比べて細かく分割して形成されているため、仮に一つの受光素子が機能しない状況下であっても他の領域に形成された受光素子が有効に機能する構成になっている。そのため、半導体チップ30が実装基板20の僅かにずれた位置に実装された状況であったり、受光窓が形成された鏡筒部内等に半導体チップ30を配置する際に受光窓と半導体チップ30との位置関係が目的位置から僅かにずれた状況であったとしても、受光素子3へ入射する光量を出来る限り確保することが出来る。   In addition, since the light receiving element in the present embodiment is divided and formed more finely than in the first embodiment, light reception formed in other regions even if one light receiving element does not function. The device is configured to function effectively. Therefore, when the semiconductor chip 30 is mounted at a position slightly shifted from the mounting substrate 20 or when the semiconductor chip 30 is disposed in the lens barrel portion where the light receiving window is formed, the light receiving window and the semiconductor chip 30 Even if the positional relationship is slightly deviated from the target position, the amount of light incident on the light receiving element 3 can be ensured as much as possible.

次に、本発明の第3の実施形態について図7を参照しながら説明する。図7は第3の実施形態に係る半導体チップ35を裏面側から見た平面図であり、受光素子、ダミー受光素子、半導体基板2の裏面上に形成された金属層との位置関係を示している。なお、第1及び第2の実施形態と同様の構成については同一記号を用いてその説明を省略するか簡略する。   Next, a third embodiment of the present invention will be described with reference to FIG. FIG. 7 is a plan view of the semiconductor chip 35 according to the third embodiment viewed from the back side, and shows the positional relationship between the light receiving element, the dummy light receiving element, and the metal layer formed on the back surface of the semiconductor substrate 2. Yes. In addition, about the structure similar to 1st and 2nd embodiment, the description is abbreviate | omitted or simplified using the same symbol.

半導体基板2の表面には複数の受光素子31が形成されている。そして、半導体基板2の表面のうち、受光素子31で囲まれた中央領域にダミー受光素子36が形成されている。受光素子31は、半導体基板2の表面側から入射される光を電気信号に変換するための素子であって集積回路4と接続されている。これに対し、ダミー受光素子36は、実質的に受光素子31と同様の構造(アノード領域やカソード領域)を備えるが、集積回路4や受光素子3とは電気的に接続されておらず、電源‐GND間またはGND‐GND間に接続されており、ダミー受光素子36で発生した電流は電源‐GND間またはGND‐GND間で完結する。つまり、ダミー受光素子36は、集積回路4や受光素子3の動作を含めて本来的な回路動作に影響を及ぼすことがない素子である。このように、ダミー受光素子36が半導体基板2の表面のうち、金属層(配線層11、電極接続層12,バンプ電極14)で覆われず、且つ実装状態のときにランド22で覆われない領域(例えば、図5で示す領域Z)を含んだ領域に形成されている点が第1及び第2の実施形態と異なる。その他の構成については第1または第2の実施形態と同様である。   A plurality of light receiving elements 31 are formed on the surface of the semiconductor substrate 2. A dummy light receiving element 36 is formed in a central region surrounded by the light receiving element 31 on the surface of the semiconductor substrate 2. The light receiving element 31 is an element for converting light incident from the surface side of the semiconductor substrate 2 into an electric signal, and is connected to the integrated circuit 4. On the other hand, the dummy light receiving element 36 has substantially the same structure (anode region and cathode region) as the light receiving element 31, but is not electrically connected to the integrated circuit 4 or the light receiving element 3. -GND or GND-GND, and the current generated by the dummy light receiving element 36 is completed between the power supply-GND or GND-GND. That is, the dummy light receiving element 36 is an element that does not affect the original circuit operation including the operation of the integrated circuit 4 and the light receiving element 3. As described above, the dummy light receiving element 36 is not covered with the metal layer (wiring layer 11, electrode connection layer 12, bump electrode 14) in the surface of the semiconductor substrate 2, and is not covered with the land 22 in the mounted state. It differs from the first and second embodiments in that it is formed in a region including a region (for example, the region Z shown in FIG. 5). Other configurations are the same as those in the first or second embodiment.

以上のように構成された半導体チップ35は、バンプ電極14を介して実装基板20に第1及び第2の実施形態と同様に実装される。   The semiconductor chip 35 configured as described above is mounted on the mounting substrate 20 via the bump electrodes 14 in the same manner as in the first and second embodiments.

このように構成された第3の実施形態に係る半導体装置は第2の実施形態で得られた効果に加えて以下の効果を有する。つまり、第3の実施形態に係る半導体装置では、ダミー受光素子36が半導体基板2の表面のうち、半導体基板2の裏面上に形成された金属層、実装基板20に形成した導電層のいずれとも重畳しない領域を含んで形成されている。そのため、領域Zのような隙間を介して実装基板20の裏面側から半導体基板2の表面側まで不要な光が仮に到達したとしても、その光はダミー受光素子36のアノード領域及びカソード領域で吸収される。そして、生成されたキャリアの殆どは当該ダミー受光素子36の電流と成るため、受光素子3及び集積回路4は裏面側からの光の影響を受け難く、所望の特性を持った半導体装置を得ることができる。   The semiconductor device according to the third embodiment configured as described above has the following effects in addition to the effects obtained in the second embodiment. That is, in the semiconductor device according to the third embodiment, the dummy light receiving element 36 is either a metal layer formed on the back surface of the semiconductor substrate 2 or a conductive layer formed on the mounting substrate 20 in the surface of the semiconductor substrate 2. It is formed including a region that does not overlap. Therefore, even if unnecessary light reaches from the back surface side of the mounting substrate 20 to the front surface side of the semiconductor substrate 2 through a gap like the region Z, the light is absorbed by the anode region and the cathode region of the dummy light receiving element 36. Is done. Since most of the generated carriers are the current of the dummy light receiving element 36, the light receiving element 3 and the integrated circuit 4 are hardly affected by light from the back side, and a semiconductor device having desired characteristics is obtained. Can do.

なお、図7で示したダミー受光素子36は、半導体チップ35の中央領域についてのみ形成されていたが、他の領域(隣り合う受光素子31の間や、半導体チップ35の外周領域等)に形成することも可能である。   Although the dummy light receiving element 36 shown in FIG. 7 is formed only in the central region of the semiconductor chip 35, it is formed in other regions (between adjacent light receiving elements 31, the outer peripheral region of the semiconductor chip 35, etc.). It is also possible to do.

次に、本発明の参考例について図8を参照しながら説明する。図8は参考例に係る半導体チップ40が実装基板45に実装された状態を示す断面図である。なお、第1乃至第3の実施形態と同様の構成については同一記号を用いてその説明を省略するか簡略する。 Next, a reference example of the present invention will be described with reference to FIG. FIG. 8 is a cross-sectional view showing a state in which the semiconductor chip 40 according to the reference example is mounted on the mounting substrate 45. In addition, about the structure similar to the 1st thru | or 3rd embodiment, the description is abbreviate | omitted or simplified using the same symbol.

半導体チップ40では、上記電極接続層12と同様の電極接続層41を介してパッド電極6と接続されたバンプ電極42が、半導体基板2の側面と隣接して形成されている。このように、半導体基板2の側面及び裏面に、第1乃至第3の実施形態で説明した配線層11が形成されていない。   In the semiconductor chip 40, a bump electrode 42 connected to the pad electrode 6 via an electrode connection layer 41 similar to the electrode connection layer 12 is formed adjacent to the side surface of the semiconductor substrate 2. Thus, the wiring layer 11 described in the first to third embodiments is not formed on the side surface and the back surface of the semiconductor substrate 2.

以上のように構成された半導体チップ40は、バンプ電極42を介して実装基板45に実装される。実装基板45には、実装状態において受光素子3の全体を被覆するようにしてランド46が形成されている。他の構成は、上記実施形態と同様である。   The semiconductor chip 40 configured as described above is mounted on the mounting substrate 45 via the bump electrodes 42. A land 46 is formed on the mounting substrate 45 so as to cover the entire light receiving element 3 in the mounted state. Other configurations are the same as in the above embodiment.

第1〜第3の実施形態では、半導体チップの裏面上に形成された金属層(配線層11,電極接続層12,バンプ電極14)の少なくとも一部が受光素子3を覆う構成であったが、第4の実施形態ではそれがない。つまり、本実施形態では、実装基板側に形成された導電層(ランド46)が、実装基板の裏面側から受光素子3への光の入射を防止する遮光層の機能を有する。   In the first to third embodiments, at least a part of the metal layer (wiring layer 11, electrode connection layer 12, bump electrode 14) formed on the back surface of the semiconductor chip is configured to cover the light receiving element 3. In the fourth embodiment, it is not. That is, in the present embodiment, the conductive layer (land 46) formed on the mounting substrate side functions as a light shielding layer that prevents light from entering the light receiving element 3 from the back surface side of the mounting substrate.

そのため、実装基板45の裏面側から受光素子3の方向に入射した光はランド46によって遮断され、受光素子3まで到達しない。従って、半導体基板2の表面側からの光のみを受光素子3で正確に受光することができ、誤動作のない、所望の特性を持った半導体装置を得ることができる。   Therefore, light incident in the direction of the light receiving element 3 from the back surface side of the mounting substrate 45 is blocked by the land 46 and does not reach the light receiving element 3. Therefore, only the light from the surface side of the semiconductor substrate 2 can be accurately received by the light receiving element 3, and a semiconductor device having desired characteristics without malfunction can be obtained.

なお、本発明は上記第1〜第の実施形態に限定されることなく、その要旨を逸脱しない範囲で変更が可能である。例えば、上記実施形態ではボール状のバンプ電極14,42を有するBGA(Ball Grid Array)型の半導体装置について説明したが、LGA(Land Grid Array)型やその他のCSP型,フリップチップ型の半導体装置に適用するものであっても構わない。また、実装基板の他方の面(半導体チップが実装されない側の面)、あるいは、実装基板が多層から構成される場合には実装基板内のうち受光素子3と対応する領域に、図8に示すような遮光層47を形成してもよい。これにより、受光素子への不要な光の浸入を更に防止することが可能である。遮光層47は、金属材料や樹脂等から成り、目的の光を吸収あるいは反射させる等してその光の透過を遮断できる材料から成るものであればよい。また、遮光層47として、接地電圧や電源電圧を供給する配線を用いることも可能である。本発明は、受光素子への不要な光の浸入を防止する技術として広く適用できるものである。 In addition, this invention is not limited to the said 1st- 3rd embodiment, In the range which does not deviate from the summary, a change is possible. For example, the BGA (Ball Grid Array) type semiconductor device having the ball-shaped bump electrodes 14 and 42 has been described in the above embodiment. However, the LGA (Land Grid Array) type and other CSP type and flip chip type semiconductor devices are described. You may apply to. In addition, the other surface of the mounting substrate (the surface on which the semiconductor chip is not mounted) or the region corresponding to the light receiving element 3 in the mounting substrate when the mounting substrate is composed of multiple layers is shown in FIG. Such a light shielding layer 47 may be formed. Thereby, it is possible to further prevent unnecessary light from entering the light receiving element. The light shielding layer 47 is made of a metal material, resin, or the like, and may be made of a material that can block the transmission of light by absorbing or reflecting the target light. Further, as the light shielding layer 47, it is also possible to use wiring for supplying a ground voltage or a power supply voltage. The present invention can be widely applied as a technique for preventing unnecessary light from entering a light receiving element.

本発明の第1の実施形態に係る半導体チップを示す断面図である。1 is a cross-sectional view showing a semiconductor chip according to a first embodiment of the present invention. 本発明の第1の実施形態に係る半導体チップを示す平面図である。1 is a plan view showing a semiconductor chip according to a first embodiment of the present invention. 本発明の第1の実施形態に係る実装基板を示す平面図である。It is a top view which shows the mounting substrate which concerns on the 1st Embodiment of this invention. 本発明の第1の実施形態に係る半導体装置を示す断面図である。1 is a cross-sectional view showing a semiconductor device according to a first embodiment of the present invention. 本発明の第1の実施形態に係る半導体装置を示す平面図である。1 is a plan view showing a semiconductor device according to a first embodiment of the present invention. 本発明の第2の実施形態に係る半導体チップを示す平面図である。It is a top view which shows the semiconductor chip concerning the 2nd Embodiment of this invention. 本発明の第3の実施形態に係る半導体チップを示す平面図である。It is a top view which shows the semiconductor chip concerning the 3rd Embodiment of this invention. 本発明の参考例に係る半導体装置を示す断面図である。It is sectional drawing which shows the semiconductor device which concerns on the reference example of this invention. 従来の半導体チップを示す断面図である。It is sectional drawing which shows the conventional semiconductor chip.

符号の説明Explanation of symbols

1 半導体チップ 2 半導体基板 3 受光素子 4 集積回路
5 絶縁膜 6 パッド電極 7 パッシベーション膜 8 接着層
9 支持体 10 絶縁膜 11 配線層 12 電極接続層
13 保護層 14 バンプ電極 20 実装基板 21 導電層
22 ランド 23 接触部 25 半導体装置 30 半導体チップ
31 受光素子 35 半導体チップ 36 ダミー受光素子
40 半導体チップ 41 電極接続層 42 バンプ電極 45 実装基板
46 ランド 47 遮光層 100 半導体チップ 101 半導体基板
102 受光素子 103 パッド電極 104 絶縁膜
105 パッシベーション膜 106 支持体 107 接着層
108 絶縁膜 109 配線層 110 保護層 111 バンプ電極
DESCRIPTION OF SYMBOLS 1 Semiconductor chip 2 Semiconductor substrate 3 Light receiving element 4 Integrated circuit 5 Insulating film 6 Pad electrode 7 Passivation film 8 Adhesive layer 9 Support body 10 Insulating film 11 Wiring layer 12 Electrode connection layer
DESCRIPTION OF SYMBOLS 13 Protective layer 14 Bump electrode 20 Mounting board 21 Conductive layer 22 Land 23 Contact part 25 Semiconductor device 30 Semiconductor chip 31 Light receiving element 35 Semiconductor chip 36 Dummy light receiving element 40 Semiconductor chip 41 Electrode connection layer 42 Bump electrode 45 Mounting board 46 Land 47 Light shielding Layer 100 Semiconductor chip 101 Semiconductor substrate 102 Light receiving element 103 Pad electrode 104 Insulating film
105 Passivation film 106 Support body 107 Adhesive layer 108 Insulating film 109 Wiring layer 110 Protective layer 111 Bump electrode

Claims (5)

実装基板上に実装された半導体チップを備える半導体装置であって、
前記半導体チップは、表面に受光素子が形成された半導体基板と、
前記半導体基板の裏面上に部分的に形成され、前記受光素子と電気的に接続された裏面電極を含む金属層とを備え、
前記実装基板は、その表面上に、前記裏面電極と接続され、かつ前記実装基板の裏面方向から前記半導体基板の表面方向に入射される光を遮断する導電層を備え、
前記導電層は、前記半導体基板の裏面のうち前記金属層で覆われていない領域を覆うように形成されていることを特徴とする半導体装置。
A semiconductor device comprising a semiconductor chip mounted on a mounting substrate,
The semiconductor chip includes a semiconductor substrate having a light receiving element formed on a surface thereof;
A metal layer that is partially formed on the back surface of the semiconductor substrate and includes a back electrode electrically connected to the light receiving element;
The mounting substrate includes a conductive layer that is connected to the back surface electrode on the surface and blocks light incident on the surface direction of the semiconductor substrate from the back surface direction of the mounting substrate,
The semiconductor device is characterized in that the conductive layer is formed so as to cover a region of the back surface of the semiconductor substrate that is not covered with the metal layer.
前記金属層は、前記受光素子の全体を覆うことを特徴とする請求項1に記載の半導体装置。   The semiconductor device according to claim 1, wherein the metal layer covers the entire light receiving element. 前記金属層は、前記受光素子の一部を覆い、
前記導電層は、前記受光素子のうち前記金属層で覆われていない領域を覆うことを特徴とする請求項1に記載の半導体装置。
The metal layer covers a part of the light receiving element,
The semiconductor device according to claim 1, wherein the conductive layer covers a region of the light receiving element that is not covered with the metal layer.
前記半導体基板の表面のうち、前記金属層及び前記導電層のいずれにも覆われていない領域に、前記受光素子とは電気的に接続されておらず、前記受光素子の動作に影響を与えないダミー受光素子を備えることを特徴とする請求項1乃至請求項3のいずれかに記載の半導体装置。   A region of the surface of the semiconductor substrate that is not covered with either the metal layer or the conductive layer is not electrically connected to the light receiving element, and does not affect the operation of the light receiving element. The semiconductor device according to claim 1, further comprising a dummy light receiving element. 前記実装基板の裏面上に、前記受光素子の全体を覆う遮光層を備えることを特徴とする請求項1乃至請求項のいずれかに記載の半導体装置。 Wherein on the back surface of the mounting substrate, the semiconductor device according to any one of claims 1 to 4, characterized in that it comprises a light shielding layer covers the entire of the light receiving element.
JP2007189141A 2007-07-20 2007-07-20 Semiconductor device Active JP5044319B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007189141A JP5044319B2 (en) 2007-07-20 2007-07-20 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007189141A JP5044319B2 (en) 2007-07-20 2007-07-20 Semiconductor device

Publications (2)

Publication Number Publication Date
JP2009026985A JP2009026985A (en) 2009-02-05
JP5044319B2 true JP5044319B2 (en) 2012-10-10

Family

ID=40398515

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007189141A Active JP5044319B2 (en) 2007-07-20 2007-07-20 Semiconductor device

Country Status (1)

Country Link
JP (1) JP5044319B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5810987B2 (en) * 2012-03-15 2015-11-11 富士通株式会社 Cooled semiconductor element
JP6603401B2 (en) * 2016-03-24 2019-11-13 ヤマハモーターロボティクスホールディングス株式会社 Bonding equipment
CN111508988A (en) * 2020-05-28 2020-08-07 苏州晶方半导体科技股份有限公司 Chip packaging structure and packaging method

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0777269B2 (en) * 1988-04-26 1995-08-16 三菱電機株式会社 Optical input integrated circuit device
JP3426872B2 (en) * 1996-09-30 2003-07-14 三洋電機株式会社 Optical semiconductor integrated circuit device and method of manufacturing the same
JP2000077564A (en) * 1998-08-31 2000-03-14 Optrex Corp Semiconductor device
JP3874059B2 (en) * 2000-06-14 2007-01-31 セイコーエプソン株式会社 Manufacturing method of semiconductor device
JP2005286094A (en) * 2004-03-30 2005-10-13 Sanyo Electric Co Ltd Optical semiconductor integrated circuit device
JP4836409B2 (en) * 2004-03-30 2011-12-14 オンセミコンダクター・トレーディング・リミテッド Optical semiconductor integrated circuit device
JP4807719B2 (en) * 2004-09-10 2011-11-02 ルネサスエレクトロニクス株式会社 CCD imaging device
JP4310266B2 (en) * 2004-12-06 2009-08-05 パナソニック株式会社 Application method and adhesion method of photosensitive curable resin
JP2007129192A (en) * 2005-10-07 2007-05-24 Victor Co Of Japan Ltd Solid state imaging apparatus
JP2006191126A (en) * 2006-01-30 2006-07-20 Sanyo Electric Co Ltd Method for manufacturing semiconductor device

Also Published As

Publication number Publication date
JP2009026985A (en) 2009-02-05

Similar Documents

Publication Publication Date Title
US9373660B2 (en) Method of forming a low profile image sensor package with an image sensor substrate, a support substrate and a printed circuit board
JP5078725B2 (en) Semiconductor device
JP4770857B2 (en) Semiconductor device
US8513756B2 (en) Semiconductor package and manufacturing method for a semiconductor package as well as optical module
US7679167B2 (en) Electronic assembly for image sensor device and fabrication method thereof
JP4693827B2 (en) Semiconductor device and manufacturing method thereof
JP2010040672A (en) Semiconductor device, and fabrication method thereof
US20090026610A1 (en) Semiconductor device and method of manufacturing the same
JP2005045073A (en) Backface incident photo detection element
JP4486005B2 (en) Semiconductor imaging device and manufacturing method thereof
US8790950B2 (en) Method of manufacturing optical sensor, optical sensor, and camera including optical sensor
JP2011146486A (en) Optical device, method for manufacturing the same, and electronic apparatus
JP5392458B2 (en) Semiconductor image sensor
JP2005051078A (en) Backside incident photodetector
JP2005348275A (en) Imaging device and camera module
JP4184371B2 (en) Semiconductor chip, semiconductor device and manufacturing method thereof
JP2009010288A (en) Semiconductor device
JP5044319B2 (en) Semiconductor device
JP2010245121A (en) Semiconductor device
JP4443981B2 (en) Semiconductor photodetector element and photodetector
JP2005129689A (en) Semiconductor photo detector and light receiving module
US7884392B2 (en) Image sensor having through via
US6417560B1 (en) Semiconductor device
JP2008226894A (en) Illuminance detector and sensor module
JP2011249616A (en) Semiconductor photodetector

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100701

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20110531

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20110602

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110819

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110825

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111118

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120702

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120713

R150 Certificate of patent or registration of utility model

Ref document number: 5044319

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150720

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150720

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150720

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250