JP4926077B2 - 溶融層を用いた歪み層の歪み緩和 - Google Patents
溶融層を用いた歪み層の歪み緩和 Download PDFInfo
- Publication number
- JP4926077B2 JP4926077B2 JP2007554071A JP2007554071A JP4926077B2 JP 4926077 B2 JP4926077 B2 JP 4926077B2 JP 2007554071 A JP2007554071 A JP 2007554071A JP 2007554071 A JP2007554071 A JP 2007554071A JP 4926077 B2 JP4926077 B2 JP 4926077B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- interface
- support substrate
- strain
- interface layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 claims description 61
- 239000000463 material Substances 0.000 claims description 60
- 239000000758 substrate Substances 0.000 claims description 60
- 238000002844 melting Methods 0.000 claims description 27
- 230000008018 melting Effects 0.000 claims description 27
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 18
- 229910052732 germanium Inorganic materials 0.000 claims description 15
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 14
- 238000012546 transfer Methods 0.000 claims description 11
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 10
- 238000010438 heat treatment Methods 0.000 claims description 10
- 239000013078 crystal Substances 0.000 claims description 9
- 238000004519 manufacturing process Methods 0.000 claims description 8
- 238000004151 rapid thermal annealing Methods 0.000 claims description 7
- 239000010409 thin film Substances 0.000 claims description 6
- 238000001816 cooling Methods 0.000 claims description 4
- 238000000059 patterning Methods 0.000 claims description 4
- 235000012431 wafers Nutrition 0.000 description 32
- 230000008569 process Effects 0.000 description 12
- 238000005530 etching Methods 0.000 description 10
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 230000007547 defect Effects 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 239000000203 mixture Substances 0.000 description 6
- 238000000137 annealing Methods 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 239000002178 crystalline material Substances 0.000 description 4
- 238000005498 polishing Methods 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- 239000007790 solid phase Substances 0.000 description 4
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 239000001307 helium Substances 0.000 description 3
- 229910052734 helium Inorganic materials 0.000 description 3
- 239000001257 hydrogen Substances 0.000 description 3
- 229910052739 hydrogen Inorganic materials 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 239000010408 film Substances 0.000 description 2
- 238000009499 grossing Methods 0.000 description 2
- -1 helium ions Chemical class 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 239000007791 liquid phase Substances 0.000 description 2
- 238000004943 liquid phase epitaxy Methods 0.000 description 2
- 239000000155 melt Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000001451 molecular beam epitaxy Methods 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 238000000348 solid-phase epitaxy Methods 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 229910000676 Si alloy Inorganic materials 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 238000002048 anodisation reaction Methods 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000010297 mechanical methods and process Methods 0.000 description 1
- 230000005226 mechanical processes and functions Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000000116 mitigating effect Effects 0.000 description 1
- 239000012768 molten material Substances 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 238000002294 plasma sputter deposition Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02441—Group 14 semiconducting materials
- H01L21/0245—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/938—Lattice strain control or utilization
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Recrystallisation Techniques (AREA)
- Chemical Vapour Deposition (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Description
Claims (16)
- 結晶ウェハを作製する方法であって、
界面層を支持基板に結合するステップと、
歪み状態にある第1の層を前記界面層および支持基板に結合するステップと、
前記界面層が溶融されるときに前記第1の層を保護するために、キャップ層を前記第1の層に結合するステップと、
前記第1の層の実質的に分離した領域を与えるように前記第1の層をパターン化するステップと、
前記第1の層をパターン化する前記ステップの後に、前記歪み状態から、前記第1の層が前記歪み状態より歪みが緩和された状態にある歪み緩和状態になるように前記第1の層の歪みを緩和するために、前記第1の層を前記支持基板から実質的に引き離すのに十分な程度に前記界面層を溶融するステップと、
前記支持基板、前記界面層、および前記歪み緩和状態にある前記第1の層を含む第1の結晶ウェハを得るために、前記歪み緩和状態にある前記第1の層とともに前記界面層を固化するステップと、
を含み、
前記キャップ層が、前記第1の層に機械的支持を与える、方法。 - 前記第1の層が第1の材料から作られ、前記支持基板が支持材料から作られ、前記界面層が、前記支持材料および第1の材料の融解温度より低い界面融解温度を有する界面材料から作られる、請求項1に記載の方法。
- 前記界面材料の融解温度が、前記第1の材料および前記支持材料の各々の融解温度より少なくとも約5℃低い、請求項2に記載の方法。
- 前記第1の材料の歪みを緩和するのに十分な程度に前記界面材料の一部分を少なくとも前記界面融解温度まで加熱することによって、前記界面層が溶融され、
前記界面層が、前記界面材料を冷却することによって固化される、請求項2に記載の方法。 - 前記界面材料と前記第1の材料とがそれらの間で実質的に拡散しないように十分に急速に前記界面層を固化するために、前記界面層が、十分に速い速度で冷却される、請求項4に記載の方法。
- 前記界面層が、前記第1の層および前記界面層と、前記支持基板とに熱を適用することによって加熱される、請求項2に記載の方法。
- 前記界面層が、急速熱アニールによって加熱される、請求項6に記載の方法。
- 前記第1の層が、シリコンゲルマニウムを含み、前記界面層が、前記第1の材料より高濃度のゲルマニウムを含む、請求項1に記載の方法。
- 前記界面材料が、ゲルマニウムまたはシリコンゲルマニウムを含む、請求項8に記載の方法。
- 前記界面層が、前記第1の層と比較して薄い膜である、請求項1に記載の方法。
- 前記界面層が、前記支持基板上にエピタキシャル成長される、請求項1に記載の方法。
- 前記支持基板の反対側にある前記第1のウェハの表面を受入基板にさらに結合する、請求項1に記載の方法。
- 前記受入基板へ転写するために、前記支持基板の少なくとも一部分から前記第1の層の少なくとも一部分を取り外すステップをさらに含む、請求項12に記載の方法。
- 支持基板が、支持格子パラメータを有し、前記第1の層が、前記支持格子パラメータとは異なる第1の公称格子パラメータを有する、請求項1に記載の方法。
- 前記第1の層が、前記界面層と結合状態でエピタキシャル成長される、請求項1に記載の方法。
- 前記第1の層が、前記歪み緩和状態において実質的に完全に歪み緩和される、請求項1に記載の方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/052,885 US7585792B2 (en) | 2005-02-09 | 2005-02-09 | Relaxation of a strained layer using a molten layer |
US11/052,885 | 2005-02-09 | ||
PCT/US2005/039174 WO2006086024A1 (en) | 2005-02-09 | 2005-10-31 | Relaxation of a strained layer using a molten layer |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2008530780A JP2008530780A (ja) | 2008-08-07 |
JP4926077B2 true JP4926077B2 (ja) | 2012-05-09 |
Family
ID=36051478
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007554071A Active JP4926077B2 (ja) | 2005-02-09 | 2005-10-31 | 溶融層を用いた歪み層の歪み緩和 |
Country Status (4)
Country | Link |
---|---|
US (2) | US7585792B2 (ja) |
EP (1) | EP1846946A1 (ja) |
JP (1) | JP4926077B2 (ja) |
WO (1) | WO2006086024A1 (ja) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7018909B2 (en) * | 2003-02-28 | 2006-03-28 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Forming structures that include a relaxed or pseudo-relaxed layer on a substrate |
US7172930B2 (en) * | 2004-07-02 | 2007-02-06 | International Business Machines Corporation | Strained silicon-on-insulator by anodization of a buried p+ silicon germanium layer |
US7585792B2 (en) | 2005-02-09 | 2009-09-08 | S.O.I.Tec Silicon On Insulator Technologies | Relaxation of a strained layer using a molten layer |
US7767541B2 (en) * | 2005-10-26 | 2010-08-03 | International Business Machines Corporation | Methods for forming germanium-on-insulator semiconductor structures using a porous layer and semiconductor structures formed by these methods |
FR2892733B1 (fr) * | 2005-10-28 | 2008-02-01 | Soitec Silicon On Insulator | Relaxation de couches |
FR2931293B1 (fr) * | 2008-05-15 | 2010-09-03 | Soitec Silicon On Insulator | Procede de fabrication d'une heterostructure support d'epitaxie et heterostructure correspondante |
EP2151852B1 (en) | 2008-08-06 | 2020-01-15 | Soitec | Relaxation and transfer of strained layers |
TWI457984B (zh) * | 2008-08-06 | 2014-10-21 | Soitec Silicon On Insulator | 應變層的鬆弛方法 |
EP2151861A1 (en) * | 2008-08-06 | 2010-02-10 | S.O.I. TEC Silicon | Passivation of etched semiconductor structures |
EP2151856A1 (en) * | 2008-08-06 | 2010-02-10 | S.O.I. TEC Silicon | Relaxation of strained layers |
EP2159836B1 (en) * | 2008-08-25 | 2017-05-31 | Soitec | Stiffening layers for the relaxation of strained layers |
JP5700563B2 (ja) * | 2009-09-09 | 2015-04-15 | 学校法人神奈川大学 | 半導体素子構造の形成方法、及び半導体素子 |
US9455146B2 (en) * | 2009-12-17 | 2016-09-27 | California Institute Of Technology | Virtual substrates for epitaxial growth and methods of making the same |
US9698046B2 (en) | 2015-01-07 | 2017-07-04 | International Business Machines Corporation | Fabrication of III-V-on-insulator platforms for semiconductor devices |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0597600A (ja) * | 1991-10-08 | 1993-04-20 | Masayoshi Umeno | 化合物半導体の応力低減法 |
JPH10256169A (ja) * | 1997-03-10 | 1998-09-25 | Nec Corp | 半導体装置の製造方法 |
WO2005010946A2 (en) * | 2003-07-23 | 2005-02-03 | Asm America, Inc. | DEPOSITION OF SiGe ON SILICON-ON-INSULATOR STRUCTURES AND BULK SUBSTRATES |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL8220051A (nl) | 1981-02-04 | 1983-01-03 | Western Electric Co | Werkwijze voor het vormen van een monokristallijn halfgeleidergebied op een isolatiefilm. |
US4806996A (en) * | 1986-04-10 | 1989-02-21 | American Telephone And Telegraph Company, At&T Bell Laboratories | Dislocation-free epitaxial layer on a lattice-mismatched porous or otherwise submicron patterned single crystal substrate |
US5306662A (en) * | 1991-11-08 | 1994-04-26 | Nichia Chemical Industries, Ltd. | Method of manufacturing P-type compound semiconductor |
US5401687A (en) * | 1993-04-15 | 1995-03-28 | Martin Marietta Corporation | Process for high density interconnection of substrates and integrated circuit chips containing sensitive structures |
JPH10112566A (ja) * | 1996-10-07 | 1998-04-28 | Furukawa Electric Co Ltd:The | 半導体レーザ |
US5783486A (en) * | 1996-10-18 | 1998-07-21 | Vanguard International Semiconductor Corporation | Bridge-free self aligned silicide process |
FR2756972B1 (fr) * | 1996-12-10 | 1999-03-05 | France Telecom | Procede de relaxation de film contraint par fusion de couche interfaciale |
CA2225131C (en) | 1996-12-18 | 2002-01-01 | Canon Kabushiki Kaisha | Process for producing semiconductor article |
US6323108B1 (en) * | 1999-07-27 | 2001-11-27 | The United States Of America As Represented By The Secretary Of The Navy | Fabrication ultra-thin bonded semiconductor layers |
US6326667B1 (en) * | 1999-09-09 | 2001-12-04 | Kabushiki Kaisha Toshiba | Semiconductor devices and methods for producing semiconductor devices |
US6461945B1 (en) * | 2000-06-22 | 2002-10-08 | Advanced Micro Devices, Inc. | Solid phase epitaxy process for manufacturing transistors having silicon/germanium channel regions |
US6589364B1 (en) | 2000-07-20 | 2003-07-08 | National Semiconductor Corporation | Formation of doped silicon-germanium alloy utilizing laser crystallization |
US6573126B2 (en) * | 2000-08-16 | 2003-06-03 | Massachusetts Institute Of Technology | Process for producing semiconductor article using graded epitaxial growth |
US6566198B2 (en) * | 2001-03-29 | 2003-05-20 | International Business Machines Corporation | CMOS structure with non-epitaxial raised source/drain and self-aligned gate and method of manufacture |
US6699764B1 (en) * | 2002-09-09 | 2004-03-02 | Sharp Laboratories Of America, Inc. | Method for amorphization re-crystallization of Si1-xGex films on silicon substrates |
US6987037B2 (en) | 2003-05-07 | 2006-01-17 | Micron Technology, Inc. | Strained Si/SiGe structures by ion implantation |
US7049660B2 (en) * | 2003-05-30 | 2006-05-23 | International Business Machines Corporation | High-quality SGOI by oxidation near the alloy melting temperature |
US6767802B1 (en) * | 2003-09-19 | 2004-07-27 | Sharp Laboratories Of America, Inc. | Methods of making relaxed silicon-germanium on insulator via layer transfer |
KR101045202B1 (ko) * | 2003-10-17 | 2011-06-30 | 삼성전자주식회사 | III-V 족 GaN 계 반도체 소자 및 그 제조방법 |
US7585792B2 (en) | 2005-02-09 | 2009-09-08 | S.O.I.Tec Silicon On Insulator Technologies | Relaxation of a strained layer using a molten layer |
-
2005
- 2005-02-09 US US11/052,885 patent/US7585792B2/en active Active
- 2005-10-31 EP EP05819903A patent/EP1846946A1/en not_active Withdrawn
- 2005-10-31 JP JP2007554071A patent/JP4926077B2/ja active Active
- 2005-10-31 WO PCT/US2005/039174 patent/WO2006086024A1/en active Application Filing
-
2009
- 2009-06-23 US US12/489,887 patent/US7968911B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0597600A (ja) * | 1991-10-08 | 1993-04-20 | Masayoshi Umeno | 化合物半導体の応力低減法 |
JPH10256169A (ja) * | 1997-03-10 | 1998-09-25 | Nec Corp | 半導体装置の製造方法 |
WO2005010946A2 (en) * | 2003-07-23 | 2005-02-03 | Asm America, Inc. | DEPOSITION OF SiGe ON SILICON-ON-INSULATOR STRUCTURES AND BULK SUBSTRATES |
Also Published As
Publication number | Publication date |
---|---|
US7585792B2 (en) | 2009-09-08 |
US20090261344A1 (en) | 2009-10-22 |
US7968911B2 (en) | 2011-06-28 |
JP2008530780A (ja) | 2008-08-07 |
US20060175608A1 (en) | 2006-08-10 |
EP1846946A1 (en) | 2007-10-24 |
WO2006086024A1 (en) | 2006-08-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4926077B2 (ja) | 溶融層を用いた歪み層の歪み緩和 | |
CN110178211B (zh) | 具有增强电荷俘获效率的高电阻率绝缘体上硅衬底 | |
JP6650463B2 (ja) | 電荷トラップ層を備えた高抵抗率の半導体・オン・インシュレーターウェハーの製造方法 | |
US5877070A (en) | Method for the transfer of thin layers of monocrystalline material to a desirable substrate | |
US7531430B2 (en) | Method for producing a semiconductor-on-insulator structure | |
US20050196937A1 (en) | Methods for forming a semiconductor structure | |
US7387947B2 (en) | Method for transferring a thin layer including a controlled disturbance of a crystalline structure | |
US6995427B2 (en) | Semiconductor structure for providing strained crystalline layer on insulator and method for fabricating same | |
US20070117350A1 (en) | Strained silicon on insulator (ssoi) with layer transfer from oxidized donor | |
US20150132923A1 (en) | Process for fabricating a heterostructure limiting the formation of defects | |
EP1118108A1 (en) | Method for the transfer of thin layers of monocrystalline material onto a desirable substrate | |
US7001826B2 (en) | Wafer with a relaxed useful layer and method of forming the wafer | |
US20050070115A1 (en) | Method of making relaxed silicon-germanium on insulator via layer transfer with stress reduction | |
EP0843346A2 (en) | Method of manufacturing a semiconductor article | |
TWI699832B (zh) | 製造絕緣體覆矽鍺之方法 | |
JP2011515838A (ja) | セミコンダクタオンインシュレータ型基板を製作する方法 | |
KR101142138B1 (ko) | 적층기판의 세척방법, 기판의 접합방법 및 접합 웨이퍼의제조방법 | |
JP2001148473A (ja) | 半導体装置及びその製造方法 | |
US7767548B2 (en) | Method for manufacturing semiconductor wafer including a strained silicon layer | |
US7452792B2 (en) | Relaxation of layers | |
KR100797210B1 (ko) | 다층구조의 제조방법 | |
JP2004146472A (ja) | 半導体装置及び半導体装置製造方法 | |
EP2040285A1 (en) | Method for fabricating a mixed orientation substrate | |
JP5031190B2 (ja) | 歪みSi層を有する半導体ウェーハの製造方法 | |
US11456204B1 (en) | Silicon-on-insulator wafer and low temperature method to make thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20110517 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110531 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110715 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20111011 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20111028 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120131 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120207 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150217 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4926077 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |