JP4835473B2 - Chip mounting device - Google Patents

Chip mounting device Download PDF

Info

Publication number
JP4835473B2
JP4835473B2 JP2007059422A JP2007059422A JP4835473B2 JP 4835473 B2 JP4835473 B2 JP 4835473B2 JP 2007059422 A JP2007059422 A JP 2007059422A JP 2007059422 A JP2007059422 A JP 2007059422A JP 4835473 B2 JP4835473 B2 JP 4835473B2
Authority
JP
Japan
Prior art keywords
chip
chips
alignment
transport path
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007059422A
Other languages
Japanese (ja)
Other versions
JP2008226939A (en
Inventor
聡文 和田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Priority to JP2007059422A priority Critical patent/JP4835473B2/en
Publication of JP2008226939A publication Critical patent/JP2008226939A/en
Application granted granted Critical
Publication of JP4835473B2 publication Critical patent/JP4835473B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Supply And Installment Of Electrical Components (AREA)

Description

本発明は、バルク状に収納されたチップをピックアップ可能に整列させて実装するチップの実装装置に関するものである。   The present invention relates to a chip mounting apparatus for mounting chips stored in a bulk shape so that they can be picked up and mounted.

従来、チップの実装においては、実装装置の所定の位置にチップをピックアップ可能な姿勢(水平姿勢)に整列させ、実装ヘッドに装着されたノズルによりピックアップして基板に実装していた(特許文献1参照)。
特開平7−202496号公報
Conventionally, in mounting a chip, the chip is aligned in a position (horizontal position) in which the chip can be picked up at a predetermined position of the mounting apparatus, and picked up by a nozzle mounted on a mounting head and mounted on a substrate (Patent Document 1). reference).
Japanese Patent Laid-Open No. 7-20296

しかしながら、実装ヘッドの一回のターンで実装可能なチップの個数はノズルの本数に制限されていた。そこで、実装ヘッド自体にチップの収納部と、これを整列させる機構を搭載することで、ターンすることなく連続してチップを実装することも行われたが、実装ヘッドが基板上で移動するときにチップが擦動し、電極部が黒化するという問題があった。   However, the number of chips that can be mounted in one turn of the mounting head is limited to the number of nozzles. Therefore, by mounting the chip storage part and the mechanism for aligning it on the mounting head itself, it was also possible to mount the chip continuously without turning, but when the mounting head moves on the substrate Further, there was a problem that the tip was rubbed and the electrode part was blackened.

本発明は、チップの黒化を防止しつつ連続実装を可能にしたチップの実装装置を提供することを目的とする。   An object of the present invention is to provide a chip mounting apparatus that enables continuous mounting while preventing blackening of the chip.

請求項1記載のチップの実装装置は、複数のチップを収納する収納部と、前記収納部に収納された複数のチップのうち所定の個数のチップを所定の位置に整列させる整列手段と、前記所定の位置に整列された所定の個数のチップを取り込んで前記所定の位置に対し少なくとも水平方向に移動させるチップ移動手段と、前記チップ移動手段に取り込まれた所定の個数のチップを整列順にピックアップするノズルを備え、また前記整列手段が、前記収納部に収納されたチップを所定の姿勢で搬送するとともに直線状の第1整列部を有する第1チップ搬送路と、前記収納部に収納された複数のチップのうち所定の個数のチップを前記第1チップ搬送路内に吸引して前記第1整列部に整列させる第1吸引手段を備え、また前記チップ移動手段が、前記第1チップ搬送路と接離可能に連通するとともに直線状の第2整列部を有する第2チップ搬送路と、前記第1整列部に整列したチップを前記第2チップ搬送路内に吸引して前記第2整列部に整列させる第2吸引手段を備えた。 The chip mounting apparatus according to claim 1, a storage unit that stores a plurality of chips, an alignment unit that aligns a predetermined number of chips out of the plurality of chips stored in the storage unit at a predetermined position, and A chip moving unit that takes in a predetermined number of chips aligned at a predetermined position and moves the chip at least in a horizontal direction with respect to the predetermined position, and picks up a predetermined number of chips captured in the chip moving unit in the order of alignment. A first chip transport path having a nozzle and having the linearly aligned first alignment unit and a plurality of units stored in the storage unit, the alignment unit transporting chips stored in the storage unit in a predetermined posture; A first suction means for sucking a predetermined number of chips out of the chips into the first chip transport path and aligning the chips with the first alignment section; and A second chip transport path that communicates with the one chip transport path in a detachable manner and has a linear second alignment section, and the chips aligned in the first alignment section are sucked into the second chip transport path to Second suction means for aligning with the second alignment portion was provided .

請求項記載のチップの実装装置は請求項に記載のチップの実装装置であって、前記第2整列部に整列した所定の個数のチップを整列順に上方から下方に向けてピックアップして基板に実装する。 3. The chip mounting apparatus according to claim 2, wherein the chip mounting apparatus according to claim 1 picks up a predetermined number of chips aligned in the second alignment portion from the upper side to the lower side in the alignment order. To implement.

本発明によれば、所定の個数のチップの整列順にピックアップことでチップ連続実装が実現できる。また整列されたチップは電極部同士が擦れ合うことがないので、電極部の黒化を防止することできる。   According to the present invention, continuous chip mounting can be realized by picking up a predetermined number of chips in order of alignment. Further, since the aligned chips do not rub against each other, blackening of the electrode portions can be prevented.

本発明の実施の形態について図面を参照して説明する。図1は本発明の実施の形態の実装装置の全体構成図、図2は実装時のノズルの動作を説明する側面図、図3は本発明の実施の形態の実装装置における実装動作を説明する側面図、図4は本発明の実施の形態の実装装置における実装動作を説明する側面図である。   Embodiments of the present invention will be described with reference to the drawings. FIG. 1 is an overall configuration diagram of a mounting apparatus according to an embodiment of the present invention, FIG. 2 is a side view illustrating the operation of a nozzle during mounting, and FIG. 3 illustrates a mounting operation in the mounting apparatus according to the embodiment of the present invention. FIG. 4 is a side view for explaining the mounting operation in the mounting apparatus according to the embodiment of the present invention.

最初に本発明の実施の形態の実装装置の構成について説明する。図1において、実装装置は、フィーダ部1とヘッド部2と実装部3とヘッド駆動部4とで構成されている。フィーダ部1のチップ収納部5には複数のチップ6が整列されない状態でバルク状にランダムに収納されている。収納部としてのチップ収納部5にはチップ搬送路(第1チップ搬送路)7の一端が開口しており、他端から真空吸引することでチップ収納部5内のチップ6がチップ搬送路7内に取り込まれる。   First, the configuration of the mounting apparatus according to the embodiment of the present invention will be described. In FIG. 1, the mounting apparatus includes a feeder unit 1, a head unit 2, a mounting unit 3, and a head driving unit 4. A plurality of chips 6 are randomly stored in bulk in the chip storage unit 5 of the feeder unit 1 without being aligned. One end of a chip transport path (first chip transport path) 7 is opened in the chip storage section 5 as a storage section, and the chip 6 in the chip storage section 5 is sucked from the other end by vacuum suction. It is taken in.

チップ搬送路7は、チップの姿勢を縦方向(長手方向)に規制し、かつ吸引による気流の生成を妨げない程度の断面を有しており、少なくとも一部に水平方向に直線状の搬送路が形成されている。この直線状の搬送路部分は、所定の個数のチップ6を直線状に整列させる整列部(第1整列部)8を形成している。   The chip transport path 7 has a cross section that restricts the orientation of the chip in the vertical direction (longitudinal direction) and does not hinder the generation of airflow by suction, and is at least partially linearly transported in the horizontal direction. Is formed. The linear conveyance path portion forms an alignment portion (first alignment portion) 8 that aligns a predetermined number of chips 6 in a straight line.

バキュームヘッド9はチップ搬送路7の他端に接離自在であり(矢印a)、チップ搬送路7の他端に接触した状態で所定時間真空吸引を継続することでチップ搬送路7の整列部8に所定の個数のチップ6を整列させる第1吸引手段として機能する。また、チップ搬送路7とバキュームヘッド9は、チップ収納部5に整列されない状態で収納された複数のチップ6のうち所定の個数のチップ6を所定の位置、すなわち整列部8に整列させる整列手段として機能する。   The vacuum head 9 can be freely contacted and separated from the other end of the chip transport path 7 (arrow a), and vacuum suction is continued for a predetermined time while being in contact with the other end of the chip transport path 7 so that the alignment section of the chip transport path 7 is aligned. 8 functions as first suction means for aligning a predetermined number of chips 6 to 8. In addition, the chip transport path 7 and the vacuum head 9 are an alignment unit that aligns a predetermined number of chips 6 among a plurality of chips 6 stored in an unaligned state in the chip storage unit 5 at a predetermined position, that is, the alignment unit 8. Function as.

チップ搬送路7の他端側には、チップ搬送路7内に取り込まれたチップ6の落下を防止するためのストッパ10が設けられている。ストッパ10はチップ搬送路7内の先頭にあるチップ6に対して接離自在であり(矢印b)、接触したチップ6の移動を規制することでチップ搬送路7内に取り込まれたチップ6の落下を防止する。なお、チップ6の移動を規制する移動規制手段としては、ストッパ10のように直接チップ6に接触するもののほか、真空吸引等の非接触手段によりチップ搬送路7の内壁に吸着させることで移動を規制することも可能である。   On the other end side of the chip transport path 7, a stopper 10 is provided for preventing the chip 6 taken into the chip transport path 7 from dropping. The stopper 10 is freely movable toward and away from the tip 6 in the tip conveyance path 7 (arrow b), and by restricting the movement of the contacted chip 6, the chip 10 taken into the chip conveyance path 7 is controlled. Prevent falling. As the movement restricting means for restricting the movement of the chip 6, in addition to directly contacting the chip 6 like the stopper 10, the movement is performed by adsorbing to the inner wall of the chip transport path 7 by non-contact means such as vacuum suction. It is also possible to regulate.

ヘッド部2にはチップ搬送路7と接離可能に連通するチップ搬送路(第2チップ搬送路)11が設けられている。チップ搬送路11の一端をチップ搬送路7に当接させて連通させた状態でチップ搬送路11の多端から真空吸引することで整列部8に整列した全てのチップ6がチップ搬送路11内に取り込まれる。チップ搬送路11には、チップ搬送路7の整列部8に水平に整列した複数のチップ6をそのままの姿勢で整列させる整列部(第2整列部)12が形成されている。   The head unit 2 is provided with a chip transport path (second chip transport path) 11 that is communicatively connected to the chip transport path 7. With the one end of the chip transport path 11 in contact with and communicated with the chip transport path 7, all the chips 6 aligned with the alignment unit 8 are sucked into the chip transport path 11 by vacuum suction from multiple ends of the chip transport path 11. It is captured. The chip transport path 11 is formed with an alignment section (second alignment section) 12 that aligns a plurality of chips 6 that are horizontally aligned with the alignment section 8 of the chip transport path 7 in the same posture.

チップ搬送路11の一端側には、チップ搬送路11に取り込まれたチップ6の落下を防止するためのシャッタ13が設けられている。シャッタ13はチップ搬送路11の一端を外部に対して開閉自在であり(矢印c)、一端を閉鎖することでチップ搬送路11内に取り込まれたチップ6の落下を防止する。   On one end side of the chip transport path 11, a shutter 13 for preventing the chip 6 taken into the chip transport path 11 from dropping is provided. The shutter 13 can freely open and close one end of the chip transport path 11 with respect to the outside (arrow c), and prevents the chip 6 taken into the chip transport path 11 from dropping by closing one end.

バキュームヘッド14はチップ搬送路11の他端に接離自在であり(矢印d)、チップ搬送路11の他端と接触した状態でチップ搬送路11内を真空吸引することで整列部8に整列した所定の個数のチップ6をチップ搬送路11内に取り込んで整列部12に整列させる第2吸引手段として機能する。バキュームヘッド14には整列部12に整列されたチッ
プ6を先頭のものから順に1個ずつ受け入れる空間15が形成されている。空間15の上方には開閉自在(矢印e)のシャッタ16が設けられており、シャッタ16を開くと空間15内のチップ6の上面が外部に露呈する。バキュームヘッド14による真空吸引時にはシャッタ16を閉じてチップ搬送路11内の気密性を確保するとともにチップ6の飛び出しを防止する。
The vacuum head 14 is detachable from the other end of the chip transport path 11 (arrow d), and is aligned with the alignment unit 8 by vacuum suction inside the chip transport path 11 in contact with the other end of the chip transport path 11. It functions as a second suction unit that takes the predetermined number of chips 6 into the chip transport path 11 and aligns them with the alignment unit 12. The vacuum head 14 is formed with a space 15 for receiving the chips 6 aligned in the alignment unit 12 one by one from the top. A shutter 16 that can be freely opened and closed (arrow e) is provided above the space 15. When the shutter 16 is opened, the upper surface of the chip 6 in the space 15 is exposed to the outside. During vacuum suction by the vacuum head 14, the shutter 16 is closed to ensure airtightness in the chip transport path 11 and to prevent the chip 6 from popping out.

シャッタ16の上方にはチップ6の吸装着を行うノズル17が鉛直方向に移動自在(矢印f)に設けられている。図2(a)において、ノズル17は、シャッタ16の開放(矢印g)により上部が露呈したチップ6に向けて下降し(矢印h)、真空吸引によりチップ6をピックアップする。そして図2(b)において、バキュームヘッド14がチップ搬送路11から離反(矢印i)してチップ6の下部が開放されると、さらに下降してチップ搬送路11からチップ6を搬出する(矢印j)。   Above the shutter 16, a nozzle 17 for sucking and mounting the chip 6 is provided so as to be movable in the vertical direction (arrow f). In FIG. 2A, the nozzle 17 descends toward the chip 6 whose upper part is exposed by opening the shutter 16 (arrow g) (arrow h), and picks up the chip 6 by vacuum suction. In FIG. 2B, when the vacuum head 14 is separated from the chip transport path 11 (arrow i) and the lower part of the chip 6 is opened, the vacuum head 14 is further lowered to carry the chip 6 out of the chip transport path 11 (arrow). j).

図1において、ヘッド部2はヘッド駆動部3により鉛直方向(矢印k)と水平方向(矢印l)に移動自在であり、整列部8に整列された所定の個数のチップを取り込んで整列部8に対し少なくとも水平方向に移動させるチップ移動手段として機能し、また実装部3の上方に移動させたチップ6を整列順にピックアップして基板18に実装する実装手段としても機能する。   In FIG. 1, the head unit 2 is movable in the vertical direction (arrow k) and the horizontal direction (arrow l) by the head driving unit 3, and takes in a predetermined number of chips aligned in the alignment unit 8. In contrast, it functions as a chip moving means for moving at least in the horizontal direction, and also functions as a mounting means for picking up the chips 6 moved above the mounting portion 3 in order of arrangement and mounting them on the substrate 18.

次に、実装装置における一連の実装動作について説明する。図3(a)において、バキュームヘッド9がチップ搬送路7の他端からチップ搬送路7内を真空吸引し、チップ収納部5にランダムに収納されたチップ6を縦方向(長手方向)に姿勢を規制した状態でチップ搬送路7内に取り込む。   Next, a series of mounting operations in the mounting apparatus will be described. In FIG. 3A, the vacuum head 9 sucks the inside of the chip transport path 7 from the other end of the chip transport path 7, and the chips 6 randomly stored in the chip storage section 5 are held in the vertical direction (longitudinal direction). Is taken into the chip conveyance path 7 in a state where the above is regulated.

図3(b)において、所定時間真空吸引を継続し、所定の個数のチップが整列部8に整列されると、バキュームヘッド9による真空吸引を停止し、チップ搬送路7の他端から離反させる(矢印m)。また、ストッパ10をチップ搬送路7の他端にあるチップ6に接触させ(矢印n)、チップ6の落下を防止する。   In FIG. 3B, vacuum suction is continued for a predetermined time, and when a predetermined number of chips are aligned in the alignment unit 8, vacuum suction by the vacuum head 9 is stopped and separated from the other end of the chip transport path 7. (Arrow m). Further, the stopper 10 is brought into contact with the chip 6 at the other end of the chip transport path 7 (arrow n) to prevent the chip 6 from falling.

図3(c)において、ヘッド部2がフィーダ部1側に移動し(矢印o)、チップ搬送路11の一端をヘッド搬送路7の他端に接触させて両搬送路7、11を連通させる。また、ストッパ10による規制を解除し(矢印p)、シャッタ13を開放する(矢印q)。   In FIG. 3C, the head unit 2 moves to the feeder unit 1 side (arrow o), and one end of the chip transport path 11 is brought into contact with the other end of the head transport path 7 so that both transport paths 7 and 11 are communicated. . Further, the restriction by the stopper 10 is released (arrow p), and the shutter 13 is opened (arrow q).

図4(a)において、バキュームヘッド14によりチップ搬送路11の他端からチップ搬送路11内を真空吸引し、チップ搬送路7の整列部8に整列した全てのチップ6をチップ搬送路11内に取り込む。チップ搬送路11内に取り込まれたチップ6は整列部12に整列し、そのうち先頭のチップ6aはバキュームヘッド14の空間15内に到達している。フィーダ部1からヘッド部2へのチップ6の取り込みは、ともに直線状の両整列部8、12が同一直線状になった状態で行われるので、チップ6の移動が円滑になり、極めて短時間でチップ6の取り込みが完了する。   In FIG. 4A, the inside of the chip transport path 11 is vacuum-sucked from the other end of the chip transport path 11 by the vacuum head 14, and all the chips 6 aligned with the alignment portion 8 of the chip transport path 7 are stored in the chip transport path 11. Into. The chip 6 taken into the chip transport path 11 is aligned with the alignment unit 12, and the leading chip 6 a of the chip 6 reaches the space 15 of the vacuum head 14. The chip 6 is taken into the head part 2 from the feeder part 1 in a state in which both the linear alignment parts 8 and 12 are in the same straight line, so that the movement of the chip 6 becomes smooth and an extremely short time. This completes the loading of the chip 6.

図4(b)において、ヘッド部2は、バキュームヘッド14による真空吸引を一時停止し、シャッタ13を閉鎖(矢印r)した状態で基板18の上方に移動する(矢印s)。   4B, the head unit 2 temporarily stops the vacuum suction by the vacuum head 14, and moves above the substrate 18 with the shutter 13 closed (arrow r) (arrow s).

図4(c)において、ヘッド部2を移動させて基板18の実装箇所と位置合わせを行いながらノズル17にピックアップしたチップ6を実装箇所に順次実装する。   In FIG. 4C, the chip 6 picked up by the nozzle 17 is sequentially mounted on the mounting portion while moving the head portion 2 and aligning with the mounting portion of the substrate 18.

チップ6を1個実装するとバキュームヘッド14による真空吸引を再開し、整列部12に整列したチップ6を順に空間15に受け入れる動作を全てのチップ6の実装が終えるまで繰り返し行う。ヘッド部2が実装動作を行っている間にフィーダ部1では新たなチップ
6をチップ搬送路7に取り込み、所定の個数のチップ6を整列部8に整列させた状態で実装を終えたヘッド部2による取り込みを待機する。
When one chip 6 is mounted, the vacuum suction by the vacuum head 14 is resumed, and the operation of sequentially receiving the chips 6 aligned in the alignment unit 12 into the space 15 is repeated until all the chips 6 are mounted. While the head unit 2 is performing the mounting operation, the feeder unit 1 takes a new chip 6 into the chip transport path 7 and finishes mounting in a state where a predetermined number of chips 6 are aligned with the alignment unit 8. Wait for capture by 2.

ヘッド部2には所定の個数のチップ6を一度に取り込むことができるので、チップ6の連続実装が可能になり、フィーダ部1と実装部3との間をターンする回数を大幅に減らすことができる。また、ヘッド部2の実装動作中、フィーダ部1では新たなチップ6をヘッド部2に受け渡し可能な状態に待機させておくことも可能であるため、フィーダ部1における取り込みのためにヘッド部2に待ち時間が発生することがなくなり、実装効率の向上が期待できる。   Since a predetermined number of chips 6 can be taken into the head unit 2 at a time, the chips 6 can be continuously mounted, and the number of turns between the feeder unit 1 and the mounting unit 3 can be greatly reduced. it can. Further, during the mounting operation of the head unit 2, the feeder unit 1 can wait for a new chip 6 to be transferred to the head unit 2, so that the head unit 2 can be taken in by the feeder unit 1. Therefore, no waiting time is generated, and improvement in mounting efficiency can be expected.

また、フィーダ部1とヘッド部2が独立しているので、実装動作を担うヘッド部2の軽量化、小型化が実現し、位置合わせ精度の向上が期待できる。さらに、ヘッド部2に取り込まれた複数のチップ6は縦方向(長手方向)に整列されており、ヘッド部2の移動の際にチップ6の電極部同士が擦れ合うことがないので、電極部の黒化により半田の濡れ性等が悪化して実装品質が低下するという問題を回避することができる。   Further, since the feeder unit 1 and the head unit 2 are independent, the weight and size of the head unit 2 responsible for the mounting operation can be reduced, and an improvement in alignment accuracy can be expected. Further, the plurality of chips 6 taken into the head unit 2 are aligned in the vertical direction (longitudinal direction), and the electrode units of the chip 6 do not rub against each other when the head unit 2 moves. It is possible to avoid the problem that the wettability of the solder deteriorates due to blackening and the mounting quality deteriorates.

本発明によれば、所定の個数のチップの整列順にピックアップことでチップ連続実装が実現でき、また整列されたチップは電極部同士が擦れ合うことがなく電極部の黒化を防止することできるという利点を有し、バルク状に収納されたチップを連続実装する分野において有用である。   According to the present invention, continuous chip mounting can be realized by picking up a predetermined number of chips in the order of alignment, and the aligned chips can prevent blackening of the electrode parts without causing the electrode parts to rub against each other. And is useful in the field of continuously mounting chips stored in bulk.

本発明の実施の形態の実装装置の全体構成図Overall configuration diagram of mounting apparatus according to an embodiment of the present invention 実装時のノズルの動作を説明する側面図Side view explaining nozzle operation during mounting 本発明の実施の形態の実装装置における実装動作を説明する側面図The side view explaining the mounting operation in the mounting apparatus of embodiment of this invention 本発明の実施の形態の実装装置における実装動作を説明する側面図The side view explaining the mounting operation in the mounting apparatus of embodiment of this invention

符号の説明Explanation of symbols

1 フィーダ部
2 ヘッド部
3 実装部
5 チップ収納部
6 チップ
7 チップ搬送路(第1チップ搬送路)
8 整列部(第1整列部)
9 バキュームヘッド
11 チップ搬送路(第2チップ搬送路)
12 整列部(第2整列部)
14 バキュームヘッド
17 ノズル
18 基板
DESCRIPTION OF SYMBOLS 1 Feeder part 2 Head part 3 Mounting part 5 Chip storage part 6 Chip 7 Chip conveyance path (1st chip conveyance path)
8 Alignment part (first alignment part)
9 Vacuum head 11 Chip transfer path (second chip transfer path)
12 alignment part (second alignment part)
14 Vacuum head 17 Nozzle 18 Substrate

Claims (2)

複数のチップを収納する収納部と、前記収納部に収納された複数のチップのうち所定の個数のチップを所定の位置に整列させる整列手段と、前記所定の位置に整列された所定の個数のチップを取り込んで前記所定の位置に対し少なくとも水平方向に移動させるチップ移動手段と、前記チップ移動手段に取り込まれた所定の個数のチップを整列順にピックアップするノズルを備え、
また前記整列手段が、前記収納部に収納されたチップを所定の姿勢で搬送するとともに直線状の第1整列部を有する第1チップ搬送路と、前記収納部に収納された複数のチップのうち所定の個数のチップを前記第1チップ搬送路内に吸引して前記第1整列部に整列させる第1吸引手段を備え、
また前記チップ移動手段が、前記第1チップ搬送路と接離可能に連通するとともに直線状の第2整列部を有する第2チップ搬送路と、前記第1整列部に整列したチップを前記第2チップ搬送路内に吸引して前記第2整列部に整列させる第2吸引手段を備えたチップの実装装置。
A storage section for storing a plurality of chips; an alignment means for aligning a predetermined number of chips among the plurality of chips stored in the storage section at a predetermined position; and a predetermined number of chips aligned at the predetermined position Chip moving means for taking chips and moving them at least in the horizontal direction with respect to the predetermined position; and a nozzle for picking up a predetermined number of chips taken into the chip moving means in order of alignment;
The alignment means transports the chips stored in the storage unit in a predetermined posture, and includes a first chip transfer path having a linear first alignment unit, and a plurality of chips stored in the storage unit A first suction means for sucking a predetermined number of chips into the first chip transport path and aligning them with the first alignment unit;
Further, the chip moving means communicates with the first chip transport path so as to be able to come into contact with and separate from the first chip transport path, and has a second chip transport path having a linear second alignment section, and chips aligned with the first alignment section in the second mounting apparatus Chi-up with the second suction means for by suction the chip conveyance path aligned with the second alignment portion.
前記第2整列部に整列した所定の個数のチップを整列順に上方から下方に向けてピックアップして基板に実装する請求項に記載のチップの実装装置。 2. The chip mounting apparatus according to claim 1 , wherein a predetermined number of chips aligned in the second alignment portion are picked up from the top to the bottom in the alignment order and mounted on the substrate.
JP2007059422A 2007-03-09 2007-03-09 Chip mounting device Expired - Fee Related JP4835473B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007059422A JP4835473B2 (en) 2007-03-09 2007-03-09 Chip mounting device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007059422A JP4835473B2 (en) 2007-03-09 2007-03-09 Chip mounting device

Publications (2)

Publication Number Publication Date
JP2008226939A JP2008226939A (en) 2008-09-25
JP4835473B2 true JP4835473B2 (en) 2011-12-14

Family

ID=39845247

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007059422A Expired - Fee Related JP4835473B2 (en) 2007-03-09 2007-03-09 Chip mounting device

Country Status (1)

Country Link
JP (1) JP4835473B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5875038B2 (en) 2011-09-21 2016-03-02 富士機械製造株式会社 Electronic circuit component mounting machine

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07202496A (en) * 1993-12-28 1995-08-04 Matsushita Electric Ind Co Ltd Chip parts fitting device
JPH08148884A (en) * 1994-11-19 1996-06-07 Nitto Kogyo Co Ltd Chip mounting device
JP2002026584A (en) * 2000-07-12 2002-01-25 Popman:Kk Electronic component automatic installation apparatus
JP2002134990A (en) * 2000-10-23 2002-05-10 Taiyo Yuden Co Ltd Electronic part supply device

Also Published As

Publication number Publication date
JP2008226939A (en) 2008-09-25

Similar Documents

Publication Publication Date Title
JP4525514B2 (en) Bulk feeder and electronic component mounting equipment
JP6373984B2 (en) Bulk parts supply device, bulk parts supply method
JP4752804B2 (en) Parts supply device
JP6577965B2 (en) Parts supply apparatus and holder determination method
WO2013069716A1 (en) Load port and efem
TWI657027B (en) Article supply device
JP2010098121A (en) Processing apparatus and processing method
JP6442039B2 (en) Parts supply device and mounting machine
JP2540673B2 (en) Tray and electronic component feeder
JP5913845B2 (en) Conveying device and conveying method for plate member
JP6118620B2 (en) Component mounting equipment
JP4835473B2 (en) Chip mounting device
JP5358529B2 (en) Mounting machine
JP6116879B2 (en) Adsorption conveyance device and adsorption conveyance method
JP2006256744A (en) Container aligning device
JP5827046B2 (en) Plate member support device and support method, and plate member transport device
JPH08336784A (en) Article handling device
JP2017017350A (en) Component mounting apparatus
JP2017103342A (en) Bulk component supply apparatus and component mounting apparatus
CN114291371B (en) Tape removing apparatus for optical alignment machine
JP4490364B2 (en) Electronic component mounting equipment
JP6302527B2 (en) Component mounting equipment
JP2008100802A (en) Substrate storage warehouse
JP2008041731A (en) Bulk feeder, and electronic component mounting device
JP4783689B2 (en) Component mounting equipment

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20091009

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20091112

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110617

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110621

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110729

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110830

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110912

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20141007

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20141007

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees