JP4801669B2 - データを転送するためにアドバンスドホストコントローラインタフェースを使用する方法及び装置 - Google Patents

データを転送するためにアドバンスドホストコントローラインタフェースを使用する方法及び装置 Download PDF

Info

Publication number
JP4801669B2
JP4801669B2 JP2007532461A JP2007532461A JP4801669B2 JP 4801669 B2 JP4801669 B2 JP 4801669B2 JP 2007532461 A JP2007532461 A JP 2007532461A JP 2007532461 A JP2007532461 A JP 2007532461A JP 4801669 B2 JP4801669 B2 JP 4801669B2
Authority
JP
Japan
Prior art keywords
host controller
command
data
test mode
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007532461A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008513889A (ja
Inventor
フン オーイ、エング
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of JP2008513889A publication Critical patent/JP2008513889A/ja
Application granted granted Critical
Publication of JP4801669B2 publication Critical patent/JP4801669B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Computer And Data Communications (AREA)
  • Debugging And Monitoring (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP2007532461A 2004-09-22 2005-09-13 データを転送するためにアドバンスドホストコントローラインタフェースを使用する方法及び装置 Expired - Fee Related JP4801669B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/948,803 US20060075164A1 (en) 2004-09-22 2004-09-22 Method and apparatus for using advanced host controller interface to transfer data
US10/948,803 2004-09-22
PCT/US2005/032933 WO2006036572A2 (en) 2004-09-22 2005-09-13 A method and apparatus for using advanced host controller interface to transfer data

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2011037206A Division JP2011146058A (ja) 2004-09-22 2011-02-23 データを転送するためにアドバンスドホストコントローラインタフェースを使用する方法及び装置

Publications (2)

Publication Number Publication Date
JP2008513889A JP2008513889A (ja) 2008-05-01
JP4801669B2 true JP4801669B2 (ja) 2011-10-26

Family

ID=35925204

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2007532461A Expired - Fee Related JP4801669B2 (ja) 2004-09-22 2005-09-13 データを転送するためにアドバンスドホストコントローラインタフェースを使用する方法及び装置
JP2011037206A Withdrawn JP2011146058A (ja) 2004-09-22 2011-02-23 データを転送するためにアドバンスドホストコントローラインタフェースを使用する方法及び装置

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2011037206A Withdrawn JP2011146058A (ja) 2004-09-22 2011-02-23 データを転送するためにアドバンスドホストコントローラインタフェースを使用する方法及び装置

Country Status (6)

Country Link
US (1) US20060075164A1 (enExample)
JP (2) JP4801669B2 (enExample)
CN (1) CN101014942B (enExample)
DE (1) DE112005002254T5 (enExample)
TW (1) TWI311722B (enExample)
WO (1) WO2006036572A2 (enExample)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7603514B2 (en) * 2005-03-31 2009-10-13 Intel Corporation Method and apparatus for concurrent and independent data transfer on host controllers
US7464228B2 (en) * 2006-05-31 2008-12-09 Dell Products L.P. System and method to conserve conventional memory required to implement serial ATA advanced host controller interface
US7827320B1 (en) * 2008-03-28 2010-11-02 Western Digital Technologies, Inc. Serial ATA device implementing intra-command processing by detecting XRDY primitive while in the XRDY state
US8856390B1 (en) * 2008-03-28 2014-10-07 Western Digital Technologies, Inc. Using device control field to implement non-disruptive notification of an ATA device
US8327040B2 (en) 2009-01-26 2012-12-04 Micron Technology, Inc. Host controller
US8291125B2 (en) * 2011-02-16 2012-10-16 Smsc Holdings S.A.R.L. Speculative read-ahead for improving system throughput
US10613982B1 (en) * 2012-01-06 2020-04-07 Seagate Technology Llc File-aware caching driver
US9542324B1 (en) 2012-04-05 2017-01-10 Seagate Technology Llc File associated pinning
US9268692B1 (en) 2012-04-05 2016-02-23 Seagate Technology Llc User selectable caching
US9116694B2 (en) 2012-09-26 2015-08-25 Intel Corporation Efficient low power exit sequence for peripheral devices
US9141563B2 (en) * 2013-09-11 2015-09-22 Kabushiki Kaisha Toshiba Memory system
US9645752B1 (en) 2014-04-07 2017-05-09 Western Digital Technologies, Inc. Identification of data committed to non-volatile memory by use of notification commands
US9632711B1 (en) 2014-04-07 2017-04-25 Western Digital Technologies, Inc. Processing flush requests by utilizing storage system write notifications
KR101936950B1 (ko) 2016-02-15 2019-01-11 주식회사 맴레이 컴퓨팅 디바이스, 코프로세서와 비휘발성 메모리 사이의 데이터 이동 방법 및 이를 포함하는 프로그램
CN112925728B (zh) * 2019-05-05 2024-09-06 长江存储科技有限责任公司 具有序列处理单元的存储器控制系统

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4183084A (en) * 1977-06-06 1980-01-08 Digital Equipment Corporation Secondary storage facility with serial transfer of control messages
US5438674A (en) * 1988-04-05 1995-08-01 Data/Ware Development, Inc. Optical disk system emulating magnetic tape units
US5293491A (en) * 1990-12-28 1994-03-08 International Business Machines Corp. Data processing system and memory controller for lock semaphore operations
US5598579A (en) * 1994-04-25 1997-01-28 Compaq Computer Corporation System fpr transferring data between two buses using control registers writable by host processor connected to system bus and local processor coupled to local bus
US5659718A (en) * 1994-08-19 1997-08-19 Xlnt Designs, Inc. Synchronous bus and bus interface device
US6467054B1 (en) * 1995-03-13 2002-10-15 Compaq Computer Corporation Self test for storage device
US5802392A (en) * 1995-07-20 1998-09-01 Future Domain Corporation System for transferring 32-bit double word IDE data sequentially without an intervening instruction by automatically incrementing I/O port address and translating incremented address
US6055583A (en) * 1997-03-27 2000-04-25 Mitsubishi Semiconductor America, Inc. DMA controller with semaphore communication protocol
US6026448A (en) * 1997-08-27 2000-02-15 International Business Machines Corporation Method and means for exchanging messages, responses and data between different computer systems that require a plurality of communication paths between them
US6009488A (en) * 1997-11-07 1999-12-28 Microlinc, Llc Computer having packet-based interconnect channel
US6708233B1 (en) * 1999-03-25 2004-03-16 Microsoft Corporation Method and apparatus for direct buffering of a stream of variable-length data
US6631431B1 (en) * 1999-09-15 2003-10-07 Koninklijke Philips Electronics N.V. Semaphore coding method to ensure data integrity in a can microcontroller and a can microcontroller that implements this method
US6609171B1 (en) * 1999-12-29 2003-08-19 Intel Corporation Quad pumped bus architecture and protocol
JP2001229120A (ja) * 2000-02-18 2001-08-24 Sharp Corp チェーン式ｄｍａの処理誤り検出方法及びｄｍａコントローラ
US6622189B2 (en) * 2000-11-30 2003-09-16 International Business Machines Corporation Method and system for low overhead spin lock instrumentation
JPWO2002095556A1 (ja) * 2001-05-18 2004-09-09 富士通株式会社 待機モードを有する装置、プログラム、及び待機モードを有する装置の制御方法
US6799233B1 (en) * 2001-06-29 2004-09-28 Koninklijke Philips Electronics N.V. Generalized I2C slave transmitter/receiver state machine
US6889265B2 (en) * 2001-11-05 2005-05-03 Intel Corporation Apparatus and method to allow and synchronize schedule changes in a USB enhanced host controller
US6961787B2 (en) * 2002-01-07 2005-11-01 Intel Corporation Method and apparatus for updating task files
TW569013B (en) * 2002-02-21 2004-01-01 Via Tech Inc Chip test method for testing host controller of universal serial bus
US20040010625A1 (en) * 2002-07-09 2004-01-15 Silicon Integrated Systems Corp. Interface device and method for transferring data over serial ATA
DE10239814B4 (de) * 2002-08-29 2008-06-05 Advanced Micro Devices, Inc., Sunnyvale Erweiterte Testmodusunterstützung für Hostcontroller
US7072989B1 (en) * 2002-09-27 2006-07-04 Cypress Semiconductor, Inc. USB peripheral device storing an indication of an operating power mode when a host went into hibernate and restarting at the power mode accordingly
US6901461B2 (en) * 2002-12-31 2005-05-31 Intel Corporation Hardware assisted ATA command queuing
US6810443B2 (en) * 2002-12-31 2004-10-26 Intel Corporation Optical storage transfer performance
US7010711B2 (en) * 2003-06-25 2006-03-07 Lsi Logic Corporation Method and apparatus of automatic power management control for native command queuing Serial ATA device
US7149823B2 (en) * 2003-08-29 2006-12-12 Emulex Corporation System and method for direct memory access from host without processor intervention wherein automatic access to memory during host start up does not occur
US7206973B2 (en) * 2003-12-11 2007-04-17 Lsi Logic Corporation PCI validation
JP3736642B2 (ja) * 2004-01-22 2006-01-18 セイコーエプソン株式会社 データ転送制御装置及び電子機器
US20050216611A1 (en) * 2004-03-29 2005-09-29 Martinez Alberto J Method and apparatus to achieve data pointer obfuscation for content protection of streaming media DMA engines
US7577772B2 (en) * 2004-09-08 2009-08-18 Qlogic, Corporation Method and system for optimizing DMA channel selection

Also Published As

Publication number Publication date
DE112005002254T5 (de) 2007-08-23
US20060075164A1 (en) 2006-04-06
WO2006036572A3 (en) 2006-08-24
CN101014942B (zh) 2010-05-05
CN101014942A (zh) 2007-08-08
TW200627287A (en) 2006-08-01
JP2011146058A (ja) 2011-07-28
WO2006036572A2 (en) 2006-04-06
TWI311722B (en) 2009-07-01
JP2008513889A (ja) 2008-05-01

Similar Documents

Publication Publication Date Title
JP2011146058A (ja) データを転送するためにアドバンスドホストコントローラインタフェースを使用する方法及び装置
EP1389760B1 (en) Data transfer control system, program and data transfer control method
US6442628B1 (en) Method and system for automatically determining maximum data throughput over a bus
JP2011146058A5 (enExample)
EP2423822B1 (en) Methods and apparatus for improved serial advanced technology attachment performance
CN101963947B (zh) 通用序列总线传输转译器及大量传输方法
US6233632B1 (en) Optimizing peripheral component interconnect transactions in a mixed 32/64-bit environment by eliminating unnecessary data transfers
US7620747B1 (en) Software based native command queuing
US6948025B2 (en) System and method for transferring data between an IEEE 1394 device and a SCSI device
CN100410910C (zh) 采用通用串行总线的数据传输及控制系统以及相应的方法
US8918542B2 (en) Facilitating transport mode data transfer between a channel subsystem and input/output devices
JP2003288317A (ja) 端数ブロックデータ転送を検出し補償するシステムおよび方法
JP4412191B2 (ja) データ転送制御装置及び電子機器
TWI416339B (zh) 通用序列匯流排傳輸轉譯器及輸入請求同步傳輸方法
US6301631B1 (en) Memory mapping method for eliminating dual address cycles in a peripheral component interconnect environment
US7051148B2 (en) Data transmission sequencing method associated with briding device and application system
US6178478B1 (en) Smart target mechanism for eliminating dual address cycles in a peripheral component interconnect environment
JP2001337911A (ja) Ｕｓｂ−ａｔａｐｉインターフェイスシステムとこれに用いるａｔａｐｉ−ｕｓｂ変換機器
JP2000132507A (ja) Ｓｃｓｉプロトコルにおけるコマンド処理方法およびそれに用いる装置
TWI411922B (zh) 通用串列匯流排主機控制器和通用串列匯流排主機控制方法
JP5291311B2 (ja) Ｕｓｂストレージシステムおよびデータ転送制御用のプログラム
JPH0623967B2 (ja) デバイス切断方法
US7028131B1 (en) Reverse message writes and reads
CN103164356B (zh) 一种插拔式设备的启动方法、装置及系统
JP2948380B2 (ja) データ通信装置

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20091215

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20100312

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20100319

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20100414

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20100421

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100510

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100824

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20101122

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20101130

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20101222

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20110111

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20110121

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20110128

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110223

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110719

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110805

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140812

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees