JP4729685B2 - プログラマブルシフタを使用するfirフィルタ - Google Patents
プログラマブルシフタを使用するfirフィルタ Download PDFInfo
- Publication number
- JP4729685B2 JP4729685B2 JP2001525841A JP2001525841A JP4729685B2 JP 4729685 B2 JP4729685 B2 JP 4729685B2 JP 2001525841 A JP2001525841 A JP 2001525841A JP 2001525841 A JP2001525841 A JP 2001525841A JP 4729685 B2 JP4729685 B2 JP 4729685B2
- Authority
- JP
- Japan
- Prior art keywords
- filter
- coefficient
- prescaled
- memory
- circuit device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0219—Compensation of undesirable effects, e.g. quantisation noise, overflow
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Complex Calculations (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/400,700 | 1999-09-20 | ||
| US09/400,700 US6505221B1 (en) | 1999-09-20 | 1999-09-20 | FIR filter utilizing programmable shifter |
| PCT/US2000/022826 WO2001022582A1 (en) | 1999-09-20 | 2000-08-18 | Fir filter utilizing programmable shifter |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2003510876A JP2003510876A (ja) | 2003-03-18 |
| JP2003510876A5 JP2003510876A5 (enExample) | 2010-12-16 |
| JP4729685B2 true JP4729685B2 (ja) | 2011-07-20 |
Family
ID=23584655
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001525841A Expired - Fee Related JP4729685B2 (ja) | 1999-09-20 | 2000-08-18 | プログラマブルシフタを使用するfirフィルタ |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6505221B1 (enExample) |
| EP (1) | EP1131887A1 (enExample) |
| JP (1) | JP4729685B2 (enExample) |
| WO (1) | WO2001022582A1 (enExample) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6112218A (en) * | 1998-03-30 | 2000-08-29 | Texas Instruments Incorporated | Digital filter with efficient quantization circuitry |
| EP1298799B1 (en) * | 2001-09-28 | 2007-03-07 | Sony Deutschland GmbH | Digital filter realization |
| US7024441B2 (en) * | 2001-10-03 | 2006-04-04 | Intel Corporation | Performance optimized approach for efficient numerical computations |
| DE10250555A1 (de) * | 2002-10-30 | 2004-05-19 | Philips Intellectual Property & Standards Gmbh | Verfahren zur Ermittlung von Filterköffizienten eines digitalen Filters und digitales Filter |
| JP3755602B2 (ja) * | 2003-03-04 | 2006-03-15 | ソニー株式会社 | 信号処理装置、信用処理装置用プログラム、信号処理装置用プログラムを記録した記録媒体、及び信号処理方法 |
| US7680872B2 (en) * | 2005-01-11 | 2010-03-16 | Via Telecom Co., Ltd. | Canonical signed digit (CSD) coefficient multiplier with optimization |
| CN101233686A (zh) * | 2005-07-29 | 2008-07-30 | Nxp股份有限公司 | 数字滤波器 |
| US20080071846A1 (en) * | 2006-09-14 | 2008-03-20 | Texas Instruments Incorporated | Processor Architecture for Programmable Digital Filters in a Multi-Standard Integrated Circuit |
| US20090164544A1 (en) * | 2007-12-19 | 2009-06-25 | Jeffrey Dobbek | Dynamic range enhancement for arithmetic calculations in real-time control systems using fixed point hardware |
| US8280941B2 (en) * | 2007-12-19 | 2012-10-02 | HGST Netherlands B.V. | Method and system for performing calculations using fixed point microprocessor hardware |
| US20090300089A1 (en) * | 2008-05-29 | 2009-12-03 | Himax Technologies Limited | Finite impulse response filter and method |
| JP5287226B2 (ja) * | 2008-12-25 | 2013-09-11 | ペンタックスリコーイメージング株式会社 | 撮像装置 |
| JP5262693B2 (ja) * | 2008-12-25 | 2013-08-14 | ペンタックスリコーイメージング株式会社 | 撮像装置 |
| JP5191879B2 (ja) * | 2008-12-25 | 2013-05-08 | ペンタックスリコーイメージング株式会社 | 撮像装置 |
| US8768997B2 (en) * | 2009-02-05 | 2014-07-01 | Qualcomm Incorporated | Passive switched-capacitor filters conforming to power constraint |
| US9148168B2 (en) | 2013-10-29 | 2015-09-29 | Analog Devices Global | System and method of improving stability of continuous-time delta-sigma modulators |
| US10083007B2 (en) * | 2016-09-15 | 2018-09-25 | Altera Corporation | Fast filtering |
| KR101878400B1 (ko) * | 2017-02-06 | 2018-07-13 | 울산과학기술원 | 근사연산을 이용한 fir필터 연산방법 |
| EP3471271A1 (en) * | 2017-10-16 | 2019-04-17 | Acoustical Beauty | Improved convolutions of digital signals using a bit requirement optimization of a target digital signal |
| WO2021124413A1 (ja) * | 2019-12-16 | 2021-06-24 | 三菱電機株式会社 | フィルタ装置 |
Family Cites Families (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL7905332A (nl) | 1979-07-09 | 1981-01-13 | Philips Nv | Decimerend, lineair phase, digital fir filter. |
| US4369499A (en) | 1980-09-18 | 1983-01-18 | Codex Corporation | Linear phase digital filter |
| US4494214A (en) | 1983-02-03 | 1985-01-15 | Rca Corporation | Apparatus for generating scaled weighting coefficients for sampled data filters |
| US4615026A (en) | 1984-01-20 | 1986-09-30 | Rca Corporation | Digital FIR filters with enhanced tap weight resolution |
| JPS6165616A (ja) | 1984-09-07 | 1986-04-04 | Nippon Hoso Kyokai <Nhk> | 対称形firディジタルフィルタ |
| US4862402A (en) | 1986-07-24 | 1989-08-29 | North American Philips Corporation | Fast multiplierless architecture for general purpose VLSI FIR digital filters with minimized hardware |
| US4791597A (en) | 1986-10-27 | 1988-12-13 | North American Philips Corporation | Multiplierless FIR digital filter with two to the Nth power coefficients |
| US4782458A (en) | 1986-12-18 | 1988-11-01 | North American Philips Corporation | Architecture for power of two coefficient FIR filter |
| US4843581A (en) * | 1987-05-11 | 1989-06-27 | American Telephone And Telegraph Company | Digital signal processor architecture |
| JPH07109974B2 (ja) * | 1989-04-22 | 1995-11-22 | 富士ゼロックス株式会社 | ディジタルフィルタ処理装置 |
| US5128886A (en) | 1989-07-14 | 1992-07-07 | Tektronix, Inc. | Using long distance filters in the presence of round-off errors |
| JPH03211910A (ja) * | 1990-01-17 | 1991-09-17 | Hitachi Ltd | ディジタルフィルタ |
| JPH0449708A (ja) * | 1990-06-18 | 1992-02-19 | Nec Corp | Firフィルタ回路 |
| US5233549A (en) | 1992-04-21 | 1993-08-03 | Loral Aerospace Corp. | Reduced quantization error FIR filter |
| US5268877A (en) | 1992-05-11 | 1993-12-07 | The United States Of America As Represented By The Secretary Of The Navy | Digital beamforming and filtering circuit |
| JP3140853B2 (ja) * | 1992-08-06 | 2001-03-05 | シャープ株式会社 | データ駆動型フィルタ装置 |
| US5483552A (en) | 1992-10-27 | 1996-01-09 | Matsushita Electric Industrial Co., Ltd. | Adaptive equalizing apparatus for controlling the input signal level of quantized feedback |
| US5353026A (en) | 1992-12-15 | 1994-10-04 | Analog Devices, Inc. | Fir filter with quantized coefficients and coefficient quantization method |
| US5479454A (en) * | 1993-09-21 | 1995-12-26 | Genesis Microchip Inc. | Digital filter with improved numerical precision |
| JP2541128B2 (ja) | 1993-11-16 | 1996-10-09 | 日本電気株式会社 | マルチキャリアロ―ルオフフィルタ |
| EP0791242B1 (en) * | 1995-09-07 | 2000-12-06 | Koninklijke Philips Electronics N.V. | Improved digital filter |
| KR100248021B1 (ko) | 1995-09-30 | 2000-03-15 | 윤종용 | Csd 필터의 신호처리방법과 그 회로 |
| US5777914A (en) | 1996-08-29 | 1998-07-07 | Lucent Technologies Inc. | Technique for reducing power consumption in digital filters |
| US6301596B1 (en) * | 1999-04-01 | 2001-10-09 | Ati International Srl | Partial sum filter and method therefore |
-
1999
- 1999-09-20 US US09/400,700 patent/US6505221B1/en not_active Expired - Lifetime
-
2000
- 2000-08-18 WO PCT/US2000/022826 patent/WO2001022582A1/en not_active Ceased
- 2000-08-18 JP JP2001525841A patent/JP4729685B2/ja not_active Expired - Fee Related
- 2000-08-18 EP EP00955743A patent/EP1131887A1/en not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| WO2001022582A1 (en) | 2001-03-29 |
| JP2003510876A (ja) | 2003-03-18 |
| US6505221B1 (en) | 2003-01-07 |
| EP1131887A1 (en) | 2001-09-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4729685B2 (ja) | プログラマブルシフタを使用するfirフィルタ | |
| Xu et al. | Design of low-complexity FIR filters based on signed-powers-of-two coefficients with reusable common subexpressions | |
| Hatai et al. | An efficient constant multiplier architecture based on vertical-horizontal binary common sub-expression elimination algorithm for reconfigurable FIR filter synthesis | |
| Liu et al. | Moduli set selection and cost estimation for RNS-based FIR filter and filter bank design | |
| Park et al. | High-performance FIR filter design based on sharing multiplication | |
| Mehrnia et al. | Optimal factoring of FIR filters | |
| Park et al. | Non-adaptive and adaptive filter implementation based on sharing multiplication | |
| US7228325B2 (en) | Bypassable adder | |
| JP4665099B2 (ja) | デジタル・フィルタのフィルタ係数を決定する方法およびデジタル・フィルタ | |
| Murthy et al. | Optimized DA-reconfigurable FIR filters for software defined radio channelizer applications | |
| Naik et al. | An efficient reconfigurable FIR digital filter using modified distribute arithmetic technique | |
| Han et al. | Low-power multipliers with data wordlength reduction | |
| Kang et al. | Novel approximate synthesis flow for energy-efficient FIR filter | |
| Pathan et al. | Analysis of existing and proposed 3-bit and multi-bit multiplier algorithms for FIR filters and adaptive channel equalizers on FPGA | |
| Kumar et al. | Design and implementation of pervasive DA based FIR filter and feeder register based multiplier for software definedradio networks | |
| Radhakrishnan et al. | Design of Low Power and High Speed MAC based FIR Filter using Hybrid Adder and Modified Booth Multiplier | |
| Zohar | A VLSI implementation of a correlator/digital-filter based on distributed arithmetic | |
| Balaji et al. | RNS based FIR filter design with memory less distributed arithmetic filtering for high speed and low power applications | |
| Wang et al. | High throughput and low power FIR filtering IP cores | |
| Meher | Low-latency hardware-efficient memory-based design for large-order FIR digital filters | |
| Kannan et al. | A Design of Low Power and Area efficient FIR Filter using Modified Carry save Accumulator Method | |
| Mottaghi-Kashtiban et al. | FIR filters involving shifts and only two additions, efficient for short word-length signal processing | |
| Chen et al. | A highly-scaleable FIR using the Radix-4 Booth algorithm | |
| Liu et al. | Low-power multiplierless FIR filter synthesizer based on CSD code | |
| Rosa et al. | An improved synthesis method for low power hardwired FIR filters |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070816 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20080515 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100727 |
|
| A524 | Written submission of copy of amendment under article 19 pct |
Free format text: JAPANESE INTERMEDIATE CODE: A524 Effective date: 20101027 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110218 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20110317 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110317 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140428 Year of fee payment: 3 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |