JP4721502B2 - ソース定義パケットルーティングシステム及びその方法 - Google Patents
ソース定義パケットルーティングシステム及びその方法 Download PDFInfo
- Publication number
- JP4721502B2 JP4721502B2 JP2000341119A JP2000341119A JP4721502B2 JP 4721502 B2 JP4721502 B2 JP 4721502B2 JP 2000341119 A JP2000341119 A JP 2000341119A JP 2000341119 A JP2000341119 A JP 2000341119A JP 4721502 B2 JP4721502 B2 JP 4721502B2
- Authority
- JP
- Japan
- Prior art keywords
- node
- logic
- destination
- source
- data packet
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/34—Source routing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/02—Topology update or discovery
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/20—Hop count for routing purposes, e.g. TTL
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/436062 | 1999-11-08 | ||
| US09/436,062 US6934283B1 (en) | 1999-11-08 | 1999-11-08 | System and method for source defined packet routing |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2001189759A JP2001189759A (ja) | 2001-07-10 |
| JP2001189759A5 JP2001189759A5 (enExample) | 2009-01-08 |
| JP4721502B2 true JP4721502B2 (ja) | 2011-07-13 |
Family
ID=23730947
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000341119A Expired - Fee Related JP4721502B2 (ja) | 1999-11-08 | 2000-11-08 | ソース定義パケットルーティングシステム及びその方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6934283B1 (enExample) |
| JP (1) | JP4721502B2 (enExample) |
Families Citing this family (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3578062B2 (ja) * | 2000-08-09 | 2004-10-20 | 日本電気株式会社 | 通信ネットワーク設計回路及びその設計方法並びにその制御プログラムを記録した記録媒体及び伝送媒体 |
| US7369547B1 (en) * | 2001-08-20 | 2008-05-06 | Cisco Technology, Inc. | Group restart for scalable switched ATM networks |
| US6996658B2 (en) | 2001-10-17 | 2006-02-07 | Stargen Technologies, Inc. | Multi-port system and method for routing a data element within an interconnection fabric |
| US8605623B2 (en) * | 2002-05-31 | 2013-12-10 | Koninklijke Philips N.V. | Determining and configuring a communication path in a network |
| US7899030B2 (en) * | 2002-09-11 | 2011-03-01 | Jinsalas Solutions, Llc | Advanced switching architecture |
| US7673118B2 (en) | 2003-02-12 | 2010-03-02 | Swarztrauber Paul N | System and method for vector-parallel multiprocessor communication |
| JP4157403B2 (ja) * | 2003-03-19 | 2008-10-01 | 株式会社日立製作所 | パケット通信装置 |
| US7554982B2 (en) * | 2003-05-16 | 2009-06-30 | Oki Electric Industry Co., Ltd. | Communication terminal and communication network |
| KR100602267B1 (ko) | 2004-07-03 | 2006-07-19 | 삼성전자주식회사 | 통신 시스템에서 라우터 설정 방법 및 시스템 |
| US7688825B2 (en) * | 2005-04-12 | 2010-03-30 | Fujitsu Limited | Filtering frames at an input port of a switch |
| US7664116B2 (en) * | 2005-04-12 | 2010-02-16 | Fujitsu Limited | Network based routing scheme |
| DE102006018281B4 (de) * | 2006-04-20 | 2017-12-28 | Merten Gmbh | Verfahren zum Installieren eines Funksystems in einem Gebäude |
| US20070268903A1 (en) * | 2006-05-22 | 2007-11-22 | Fujitsu Limited | System and Method for Assigning Packets to Output Queues |
| US20070268926A1 (en) * | 2006-05-22 | 2007-11-22 | Fujitsu Limited | System and Method for Allocating Memory Resources in a Switching Environment |
| US20070280104A1 (en) * | 2006-06-01 | 2007-12-06 | Takashi Miyoshi | System and Method for Managing Forwarding Database Resources in a Switching Environment |
| US7742408B2 (en) * | 2006-08-04 | 2010-06-22 | Fujitsu Limited | System and method for filtering packets in a switching environment |
| US7826468B2 (en) * | 2006-08-04 | 2010-11-02 | Fujitsu Limited | System and method for bypassing an output queue structure of a switch |
| US7664108B2 (en) * | 2006-10-10 | 2010-02-16 | Abdullah Ali Bahattab | Route once and cross-connect many |
| JP4712069B2 (ja) * | 2008-06-03 | 2011-06-29 | 富士通株式会社 | スイッチ装置、ストレージシステム、およびルーティング方法 |
| US9282034B2 (en) * | 2013-02-20 | 2016-03-08 | International Business Machines Corporation | Directed route load/store packets for distributed switch initialization |
| US9276760B2 (en) | 2013-03-15 | 2016-03-01 | International Business Machines Corporation | Directed route load/store packets for distributed switch initialization |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0325384B1 (en) * | 1988-01-15 | 1993-09-29 | Quantel Limited | Data processing and communication |
| JPH0644136A (ja) * | 1991-11-01 | 1994-02-18 | Matsushita Electric Ind Co Ltd | メモリ制御装置 |
| GB2268374A (en) * | 1992-06-23 | 1994-01-05 | Ibm | Network addressing |
| US5577204A (en) * | 1993-12-15 | 1996-11-19 | Convex Computer Corporation | Parallel processing computer system interconnections utilizing unidirectional communication links with separate request and response lines for direct communication or using a crossbar switching device |
| US5721819A (en) * | 1995-05-05 | 1998-02-24 | Silicon Graphics Corporation | Programmable, distributed network routing |
| US5920566A (en) * | 1997-06-30 | 1999-07-06 | Sun Microsystems, Inc. | Routing in a multi-layer distributed network element |
| US6160811A (en) * | 1997-09-12 | 2000-12-12 | Gte Internetworking Incorporated | Data packet router |
| US6230252B1 (en) * | 1997-11-17 | 2001-05-08 | Silicon Graphics, Inc. | Hybrid hypercube/torus architecture |
| WO1999049618A1 (en) * | 1998-03-23 | 1999-09-30 | Hitachi, Ltd. | Network repeater and network next transfer destination searching method |
-
1999
- 1999-11-08 US US09/436,062 patent/US6934283B1/en not_active Expired - Lifetime
-
2000
- 2000-11-08 JP JP2000341119A patent/JP4721502B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2001189759A (ja) | 2001-07-10 |
| US6934283B1 (en) | 2005-08-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4721502B2 (ja) | ソース定義パケットルーティングシステム及びその方法 | |
| US6526469B1 (en) | Bus architecture employing varying width uni-directional command bus | |
| JP2575557B2 (ja) | スーパーコンピユータシステム | |
| US7881321B2 (en) | Multiprocessor node controller circuit and method | |
| EP1606712B1 (en) | System and method for dynamic mirror-bank addressing | |
| US8108647B2 (en) | Digital data architecture employing redundant links in a daisy chain of component modules | |
| US6338106B1 (en) | I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures | |
| US5664223A (en) | System for independently transferring data using two independently controlled DMA engines coupled between a FIFO buffer and two separate buses respectively | |
| KR100985926B1 (ko) | 메모리 시스템 컴포넌트들 사이에서 신호들을 리라우팅하는시스템 및 방법 | |
| US5471488A (en) | Clock fault detection circuit | |
| US20100287318A1 (en) | I/o and memory bus system for dfps and units with two- or multi-dimensional programmable cell architectures | |
| US20050216677A1 (en) | Memory arbitration system and method having an arbitration packet protocol | |
| KR101172103B1 (ko) | 통신 시스템의 통신 링크를 통해 메시지에 데이터를전송하기 위한 전송 방법, 통신 모듈, 통신 시스템의서브스크라이버 및 상기 전송 방법을 구현하기 위한 통신시스템 | |
| JP4112050B2 (ja) | コヒーレントメモリシステムにおいて強い順序づけを維持する方法およびシステム | |
| US20040008677A1 (en) | Arrangements facilitating ordered transactions | |
| CN120448331A (zh) | 一致性互连控制设备、方法、电子设备、产品及计算系统 | |
| JP2589821B2 (ja) | 情報処理システムの中央処理ユニット | |
| JP3620173B2 (ja) | アドレス変換回路及びマルチプロセッサシステム | |
| JPS61217858A (ja) | デ−タ伝送装置 | |
| JP3684902B2 (ja) | ディスクアレイ制御装置 | |
| JP2882304B2 (ja) | マルチプロセッサシステム | |
| JP2976700B2 (ja) | プロセッサ間同期制御方式 | |
| JP2001022711A (ja) | クロスバースイッチの制御方法及び並列計算機システム | |
| US6295477B1 (en) | Bus coupler between a system bus and a local bus in a multiple processor data processing system | |
| JPH0652101A (ja) | データバッファ用マルチポートメモリ |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070626 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070626 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20091109 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20091124 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20100224 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20100301 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100519 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20101026 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110224 |
|
| A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20110303 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110329 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110405 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140415 Year of fee payment: 3 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140415 Year of fee payment: 3 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140415 Year of fee payment: 3 |
|
| R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
| R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
| R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140415 Year of fee payment: 3 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140415 Year of fee payment: 3 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| LAPS | Cancellation because of no payment of annual fees |