JP4712197B2 - 半導体装置の作製方法 - Google Patents
半導体装置の作製方法 Download PDFInfo
- Publication number
- JP4712197B2 JP4712197B2 JP2001019337A JP2001019337A JP4712197B2 JP 4712197 B2 JP4712197 B2 JP 4712197B2 JP 2001019337 A JP2001019337 A JP 2001019337A JP 2001019337 A JP2001019337 A JP 2001019337A JP 4712197 B2 JP4712197 B2 JP 4712197B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- semiconductor film
- semiconductor
- impurity
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Thin Film Transistor (AREA)
- Recrystallisation Techniques (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001019337A JP4712197B2 (ja) | 2001-01-29 | 2001-01-29 | 半導体装置の作製方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001019337A JP4712197B2 (ja) | 2001-01-29 | 2001-01-29 | 半導体装置の作製方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2002222958A JP2002222958A (ja) | 2002-08-09 |
| JP2002222958A5 JP2002222958A5 (https=) | 2008-02-28 |
| JP4712197B2 true JP4712197B2 (ja) | 2011-06-29 |
Family
ID=18885229
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001019337A Expired - Fee Related JP4712197B2 (ja) | 2001-01-29 | 2001-01-29 | 半導体装置の作製方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4712197B2 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100848341B1 (ko) * | 2007-06-13 | 2008-07-25 | 삼성에스디아이 주식회사 | 박막트랜지스터, 그의 제조방법, 및 이를 포함하는유기전계발광표시장치 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05109737A (ja) * | 1991-10-18 | 1993-04-30 | Casio Comput Co Ltd | 薄膜トランジスタの製造方法 |
| US5753560A (en) * | 1996-10-31 | 1998-05-19 | Motorola, Inc. | Method for fabricating a semiconductor device using lateral gettering |
| JP4437511B2 (ja) * | 1999-07-05 | 2010-03-24 | 株式会社半導体エネルギー研究所 | 電気光学装置の作製方法 |
-
2001
- 2001-01-29 JP JP2001019337A patent/JP4712197B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2002222958A (ja) | 2002-08-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4939690B2 (ja) | 半導体装置の作製方法 | |
| JP4993810B2 (ja) | 半導体装置の作製方法 | |
| JP5088993B2 (ja) | 半導体装置の作製方法 | |
| JP5393726B2 (ja) | 半導体装置の作製方法 | |
| JP5298110B2 (ja) | 半導体装置の作製方法、及び半導体装置 | |
| US7605029B2 (en) | Method of manufacturing semiconductor device | |
| JP5046439B2 (ja) | 半導体装置の作製方法 | |
| JP5292453B2 (ja) | 半導体装置の作製方法 | |
| JP2001284601A (ja) | 半導体装置及びその作製方法 | |
| JP4216003B2 (ja) | 半導体装置の作製方法 | |
| JP4176362B2 (ja) | 半導体装置の作製方法 | |
| JP4346852B2 (ja) | 半導体装置の作製方法 | |
| JP4712197B2 (ja) | 半導体装置の作製方法 | |
| JP4342843B2 (ja) | 半導体装置の作製方法 | |
| JP2004022900A (ja) | 半導体装置の作製方法 | |
| JP4212844B2 (ja) | 半導体装置の作製方法 | |
| JP4766758B2 (ja) | 半導体装置の作製方法 | |
| JP4837871B2 (ja) | 半導体装置の作製方法 | |
| JP5256144B2 (ja) | 半導体装置の作製方法 | |
| JP4267253B2 (ja) | 半導体装置の作製方法 | |
| JP2002217106A (ja) | 半導体装置およびその作製方法 | |
| JP2002314092A (ja) | 半導体装置およびその作製方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080115 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080115 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110201 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20110203 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110214 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110315 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110323 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140401 Year of fee payment: 3 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |