JP4689733B2 - Game machine - Google Patents

Description

  The present invention relates to a gaming machine such as a pachinko gaming machine or a coin gaming machine in which a game is performed in accordance with a player's operation, and more particularly to a gaming machine in which a game is performed in accordance with a player's operation in a gaming area on a gaming board. .

  As a gaming machine, a game medium such as a game ball is launched into a game area by a launching device, and when a game medium wins a prize area such as a prize opening provided in the game area, a predetermined number of prize balls are paid out to the player. There is something to be done. Further, a variable display unit capable of changing the display state is provided, and is configured to give a predetermined game value to the player when the display result of the variable display unit becomes a predetermined specific display mode There is.

  The display result of the variable display unit that displays the special symbol is a combination of a specific display mode that is determined in advance. Note that the game value is the right that the state of the variable winning ball device provided in the gaming area of the gaming machine is advantageous for a player who is likely to win a ball, or the advantageous state for a player. It is to generate.

  When the big hit occurs, for example, the big winning opening is opened a predetermined number of times, and the game shifts to a big hit gaming state where the hit ball is easy to win. And in each open period, if there is a prize for a predetermined number (for example, 10) of the big prize opening, the big prize opening is closed. And the number of times the special winning opening is opened is fixed to a predetermined number (for example, 16 rounds). Note that an opening time (for example, 29.5 seconds) is determined for each opening, and even if the number of winnings does not reach a predetermined number, the big winning opening is closed when the opening time elapses. Further, when a predetermined condition (for example, winning in the V zone provided in the big prize opening) is not established at the time when the big prize opening is closed, the big hit gaming state is ended.

  In addition, among the combinations of display modes other than the “big hit” combination, the variable display in which the display result has already been derived and displayed at the stage where some of the display results of the plurality of variable display units have not yet been derived and displayed. A state in which the display mode of the part satisfies a display condition that is a combination of specific display modes is referred to as “reach”. Then, if the display result of the identification information variably displayed on the variable display portion does not satisfy the condition of “reach”, it becomes “missing”, and the variable display state ends. A player plays a game while enjoying how to generate a big hit.

  When a game ball wins a winning opening provided on the game board, a predetermined number of prize balls are paid out. Since the progress of the game is controlled by game control means mounted on the main board, the number of winning balls based on winning is determined by the game control means and transmitted to the winning ball control board. Hereinafter, the game control means and other control means may be referred to as game device control means, respectively.

  Game control means for controlling the progress of a game is generally realized by a microcomputer. And in order to prevent the program runaway etc. resulting from noise, it is comprised so that a game control program may be restarted repeatedly for every predetermined period (for example, 2 ms). The game control program includes various processing programs. Also, interrupt processing may be used to effectively perform game control. For example, if each predetermined period of 2 ms is referred to as a single program execution time, it will be executed once before execution of all the processing programs constituting the game control program due to the occurrence of interrupt processing or the like. The program execution time may elapse. When such a situation occurs, processing that is not executed in a single program execution time occurs, which impedes game control.

  Therefore, an object of the present invention is to provide a gaming machine in which all the processing programs constituting the game control program are surely executed.

The gaming machine according to the present invention is a gaming machine capable of giving a game result value to a player as a result of performing a predetermined game, a game control means for controlling the progress of the game, and detecting a voltage drop of a predetermined potential power source The game control means includes a game control microcomputer, and the predetermined potential power supply is a power supply having a voltage higher than the drive voltage of the game control microcomputer. Repeats the first process including the numerical value updating process for updating the numerical value within a predetermined range after executing the initial setting of the microcomputer built-in timer as the initial setting process when the power supply to the gaming machine is started Based on the occurrence of an internal timer interrupt that occurs every predetermined time based on the initial setting of the timer when the first process is executed repeatedly. Interrupted a state of repeatedly executing the first process performs a second processing Te, after the second process is completed, it returns to a state of repeatedly executing the first process, the first process or second process Then, based on the detection output from the power supply monitoring means, a predetermined power-off process for returning to the gaming state is executed. Note that the game result value is a concept indicating payout of a game ball or a score addition in the case of an image-type game machine.

According to the present invention, when the gaming control microcomputer repeatedly executes the first process including the numerical value updating process for updating the numerical value within a predetermined range, and repeatedly executes the first process. Based on the occurrence of an internal timer interrupt that occurs every predetermined time based on the initial setting of the timer, the state in which the first process is repeatedly executed is interrupted, the second process is executed, and the second process is completed. after, and then, is returned to the state of repeatedly executing the first process, until the second process is completed, it does not return to the state to execute the first processing including numerical updating process, the second process There is an effect that it is guaranteed that all the processes in the execution are completed.

It is the front view which looked at the pachinko game machine from the front. It is the front view which looked at the game board of the pachinko machine from the front. It is the rear view which looked at the pachinko game machine from the back. It is a block diagram which shows the circuit structural example of a game control board (main board). It is a block diagram which shows one structural example of CPU periphery for a power supply monitoring and a power supply backup. It is a block diagram which shows one structural example of a power supply board. It is a flowchart which shows operation | movement of the basic circuit in a main board | substrate. It is a flowchart which shows the initialization process. It is a flowchart which shows a 2 ms timer interruption process. It is a flowchart which shows a game control process. It is a flowchart which shows a power failure generation process. It is a flowchart which shows a power failure recovery process. It is explanatory drawing for demonstrating the backup parity data creation method. It is explanatory drawing which shows the example of transmission timing of each control command from a main board | substrate. It is a flowchart which shows an example of a game state restoration process. It is explanatory drawing which shows an example of the control state at the time of recovering after a power failure generate | occur | produces.

Hereinafter, an embodiment of the present invention will be described with reference to the drawings.
First, the overall configuration of a pachinko gaming machine that is an example of a gaming machine will be described. 1 is a front view of the pachinko gaming machine 1 as seen from the front, FIG. 2 is an overall rear view showing the internal structure of the pachinko gaming machine 1, and FIG. 3 is a rear view of the gaming board of the pachinko gaming machine 1 as seen from the back. Here, a pachinko gaming machine is shown as an example of a gaming machine, but the present invention is not limited to a pachinko gaming machine, and may be, for example, a coin gaming machine. It can also be applied to image-type gaming machines and slot machines.

  As shown in FIG. 1, the pachinko gaming machine 1 has a glass door frame 2 formed in a frame shape. On the lower surface of the glass door frame 2 is a hitting ball supply tray 3. Below the hitting ball supply tray 3, there are provided an extra ball receiving tray 4 for storing prize balls overflowing from the hitting ball supply tray 3 and a hitting operation handle (operation knob) 5 for firing the hitting ball. A game board 6 is detachably attached to the rear side of the glass door frame 2. A game area 7 is provided in front of the game board 6.

  Near the center of the game area 7, there is provided a variable display device 8 including a variable display unit 9 for variably displaying a plurality of types of symbols and a variable display 10 using 7 segment LEDs. In this embodiment, the variable display section 9 has three symbol display areas of “left”, “middle”, and “right”. A passing gate 11 for guiding a hit ball is provided on the side of the variable display device 8. The hit ball that has passed through the passing gate 11 is guided to the start winning opening 14 through the ball outlet 13. In the passage between the passage gate 11 and the ball exit 13, there is a gate switch 12 that detects a hit ball that has passed through the passage gate 11. The winning ball that has entered the start winning opening 14 is guided to the back of the game board 6 and detected by the start opening switch 17. A variable winning ball device 15 that opens and closes is provided below the start winning opening 14. The variable winning ball device 15 is opened by a solenoid 16.

  An open / close plate 20 that is opened by a solenoid 21 in a specific gaming state (big hit state) is provided below the variable winning ball device 15. In this embodiment, the opening / closing plate 20 is a means for opening and closing the special winning opening. Of the winning balls guided from the opening / closing plate 20 to the back of the game board 6, the winning ball entering one (V zone) is detected by the V count switch 22. A winning ball from the opening / closing plate 20 is detected by the count switch 23. At the bottom of the variable display device 8, a start winning memory display 18 having four display units for displaying the number of winning balls that have entered the start winning opening 14 is provided. In this example, with the upper limit being four, each time there is a start prize, the start prize storage display 18 increases the number of lit display units one by one. Then, each time the variable display of the variable display unit 9 is started, the lit display unit is reduced by one.

  The game board 6 is provided with a plurality of winning openings 19, 24, and winning of the game balls to the winning openings 19, 24 is detected by winning opening switches 19a, 24a. Decorative lamps 25 blinking during the game are provided around the left and right sides of the game area 7, and an outlet 26 for absorbing a hit ball that has not won a prize is provided below. Two speakers 27 that emit sound effects are provided on the left and right upper portions outside the game area 7. On the outer periphery of the game area 7, a game effect LED 28a and game effect lamps 28b and 28c are provided.

  In this example, a prize ball lamp 51 that is lit when the prize ball is paid out is provided in the vicinity of one speaker 27, and a ball break lamp 52 that is lit when the supply ball is cut is provided in the vicinity of the other speaker 27. Is provided. Further, FIG. 1 also shows a card unit 50 that is installed adjacent to the pachinko gaming machine 1 and enables ball lending by inserting a prepaid card.

  The card unit 50 has a usable indicator lamp 151 indicating whether or not it is in a usable state, and when the remaining amount information recorded in the card has a fraction (a number less than 100 yen), the fraction is indicated as a hitting tray. 3, a fraction display switch 152 for displaying on a frequency display LED provided in the vicinity of 3, a connecting table direction indicator 153 indicating which side of the pachinko gaming machine 1 corresponds to the card unit 50, in the card unit 50 Check the card insertion indicator lamp 154 indicating that a card is inserted, the card insertion slot 155 into which a card as a recording medium is inserted, and the mechanism of the card reader / writer provided on the back of the card insertion slot 155. In some cases, a card unit lock 156 is provided for releasing the card unit 50.

  The hit ball fired from the hit ball launching device enters the game area 7 through the hit ball rail, and then descends the game area 7. When the hit ball is detected by the gate switch 12 through the passing gate 11, the display number of the variable display 10 changes continuously. Further, when the hit ball enters the start winning opening 14 and is detected by the start opening switch 17, the symbol in the variable display portion 9 starts to rotate if the variation of the symbol can be started. If it is not in a state where the change of the symbol can be started, the start winning memory is increased by 1.

  The rotation of the image in the variable display unit 9 stops when a certain time has elapsed. If the combination of images at the time of the stop is a combination of jackpot symbols, the game shifts to a jackpot gaming state. That is, the opening / closing plate 20 is opened until a predetermined time elapses or a predetermined number (for example, 10) of hit balls wins. When the hit ball enters the specific winning area while the opening / closing plate 20 is opened and is detected by the V count switch 22, a right to continue is generated and the opening / closing plate 20 is opened again. The generation of the continuation right is allowed a predetermined number of times (for example, 15 rounds).

  When the combination of images in the variable display section 9 at the time of stop is a combination of jackpot symbols with probability fluctuations, the probability of the next jackpot increases. That is, it becomes a more advantageous state for the player in a high probability state. Further, when the stop symbol on the variable display 10 is a predetermined symbol (winning symbol), the variable winning ball device 15 is opened for a predetermined time. Further, in the high probability state, the probability that the stop symbol in the variable display 10 becomes a winning symbol is increased, and the opening time and the number of times of opening of the variable winning ball device 15 are increased.

Next, the structure of the back surface of the pachinko gaming machine 1 will be described with reference to FIG.
On the back surface of the variable display device 8, as shown in FIG. 2, a prize ball tank 38 is provided above the mechanism plate 36, and the prize ball is placed from above in a state where the pachinko gaming machine 1 is installed on the gaming machine installation island. It is supplied to the prize ball tank 38. The prize balls in the prize ball tank 38 pass through the guide rod 39 and reach the ball dispensing device.

  The mechanism plate 36 includes a variable display control unit 29 for controlling the variable display unit 9 via the relay board 30, a game control board (main board) 31 covered with a board case 32 and mounted with a game control microcomputer, etc. A relay board 33 for relaying signals between the variable display control unit 29 and the game control board 31, and a prize ball control board 37 on which a prize ball control microcomputer for performing payout control of prizes is mounted. Has been. Further, at the lower part of the mechanism plate 36, a hitting ball launching device 34 that launches a hitting ball into the game area 7 using the rotational force of the motor, game effect lamps / LEDs 28a, 28b, 28c, a prize ball lamp 51, and a ball break lamp A lamp control board 35 for sending a signal to 52 is installed.

  FIG. 3 is a rear view of the game board of the pachinko gaming machine 1 as seen from the back. As shown in FIG. 3, the ball passing through the guide rod 39 passes through the ball break detectors 187a and 187b and reaches the ball dispensing device 97 via the ball supply rods 186a and 186b. The prize balls paid out from the ball payout device 97 are supplied to the hit ball supply tray 3 provided on the front surface of the pachinko gaming machine 1 through the connection port 45. A surplus ball passage 46 communicating with the surplus ball receiving tray 4 provided on the front surface of the pachinko gaming machine 1 is formed on the side of the communication port 45. A lot of premium balls based on the winnings are paid out and the hitting ball supply tray 3 becomes full. Finally, when the premium balls are paid out after the premium balls reach the contact port 45, the premium balls pass through the surplus ball passage 46 and surplus. It is guided to the ball receiving tray 4. When the prize ball is further paid out, the sensing lever 47 presses the full tank switch 48 and the full tank switch 48 is turned on. In this state, the rotation of the stepping motor in the ball dispensing device 97 is stopped, the operation of the ball dispensing device 97 is stopped, and the driving of the ball striking device 34 is stopped as necessary. In this embodiment, the ball payout device 97 for paying out the game ball by the rotation of the stepping motor is exemplified as the ball payout device for paying out the game ball by driving the electric drive source. A ball dispensing device having a structure for delivering a ball may be used, or a ball dispensing device having a structure in which a stopper is removed by driving of an electric drive source and the game ball is dispensed by its own weight.

  In order to perform prize ball payout control, signals from the prize opening switches 19 a and 24 a, the start opening switch 17 and the V count switch 22 are sent to the main board 31. The CPU 56 of the main board 31 knows that a winning corresponding to six prize ball payout has occurred when the start port switch 17 is turned on. Further, when the count switch 23 is turned on, it is known that a winning corresponding to 15 prize ball payouts has occurred. Then, when the winning opening switch is turned on, it is known that a winning corresponding to ten winning ball payouts has occurred. In this embodiment, for example, a game ball won in the winning opening 24 is detected by a winning opening switch 24 a provided in a winning ball flow path from the winning opening 24 and won in the winning opening 19. Is detected by a winning port switch 19a provided in a winning ball flow path from the winning port 19.

  FIG. 4 is a block diagram illustrating an example of a circuit configuration in the main board 31. 4 also shows a prize ball control board 37, a lamp control board 35, a sound control board 70, a launch control board 91, and a display control board 80. On the main board 31, the basic circuit 53 for controlling the pachinko gaming machine 1 according to the program and the signals from the gate switch 12, the start port switch 17, the V count switch 22, the count switch 23 and the winning port switches 19a and 24a are the basic circuit. 53, a solenoid circuit 59 for driving the solenoid 16 for opening / closing the variable winning ball apparatus 15 and the solenoid 21 for opening / closing the opening / closing plate 20 according to a command from the basic circuit 53, and lighting of the start memory display 18 It includes a lamp / LED circuit 60 that performs the extinction lamp and drives the variable display 10 and the decorative lamp 25 using 7-segment LEDs.

  Further, according to the data given from the basic circuit 53, the jackpot information indicating the occurrence of the jackpot, the effective starting information indicating the number of starting winning balls used for starting the image display of the variable display unit 9, and the fact that the probability variation has occurred. An information output circuit 64 is provided for outputting the probability variation information and the like to a host computer such as a hall management computer.

  The basic circuit 53 includes a ROM 54 that stores a game control program and the like, a RAM 55 that is used as a work memory, a CPU 56 that performs a control operation according to a control program, and an I / O port unit 57. In this embodiment, the ROM 54 and RAM 55 are built in the CPU 56. That is, the CPU 56 is a one-chip microcomputer. The one-chip microcomputer only needs to incorporate at least the RAM 55, and the ROM 54 and the I / O port unit 57 may be externally attached or built-in. The I / O port unit 57 is a terminal capable of inputting and outputting information in the microcomputer.

Further, the main board 31 includes an initial reset circuit 65 for resetting the basic circuit 53 when power is turned on, and an address signal supplied from the basic circuit 53 to decode any I / O port 57. An address decode circuit 67 for outputting a signal for selecting the / O port is provided.
Note that there is also switch information input to the main board 31 from the ball dispensing device 97, but these are omitted in FIG.

  A ball hitting device for hitting and launching a game ball is driven by a drive motor 94 controlled by a circuit on the launch control board 91. Then, the driving force of the drive motor 94 is adjusted according to the operation amount of the operation knob 5. That is, the circuit on the firing control board 91 is controlled so that the hit ball is fired at a speed corresponding to the operation amount of the operation knob 5.

  FIG. 5 is a block diagram showing an example of the configuration around the CPU 56 for power supply monitoring and power supply backup. As shown in FIG. 5, the power supply monitoring IC 902 introduces a + 30V voltage, and detects the occurrence of a power interruption by monitoring the + 30V voltage. Specifically, when the + 30V voltage becomes equal to or lower than a predetermined value (for example, 80% of + 30V), a power-off signal is output as a power-off occurs. The power-off signal is input to the input port 570 connected to the CPU 56. Therefore, the CPU 56 can check the power-off state via the input port 570.

  The input port 570 is an output signal of game ball detecting means (in this example, the start port switch 17, the count switch 23, the winning port switches 19a, 24a, etc.) for detecting a game ball provided in the gaming machine. Is input to the empty bit of the input port. That is, the power-off signal is input to the input port 570 as detection input means for inputting detection information of the game ball detection means.

  Further, the power cut-off signal from the power monitoring IC 902 as the power monitoring means may be connected to the CPU 56 so that information can be transmitted. The input port 570 may be a built-in port of the CPU 56 or an external port. It may be.

  The predetermined value for the power monitoring IC 902 to detect the power interruption is lower than the normal voltage, but is a voltage that allows the CPU 56 to operate for a while. Further, since the power monitoring IC 902 is configured to monitor a voltage that is higher than the voltage required by the CPU 56 (in this example, +5 V) and immediately after being converted from AC to DC, the CPU 56 is necessary. The monitoring range can be expanded with respect to the voltage. Therefore, more precise monitoring can be performed. Furthermore, when + 30V is used as the monitoring voltage, since the voltage supplied to the various switches of the gaming machine is + 12V, prevention of erroneous switch-on detection at the moment of power interruption can be expected. That is, when the voltage of the + 30V power supply is monitored, it is possible to detect a decrease in the level before + 12V created after the creation of + 30V starts to drop. Therefore, when the voltage of the + 12V power supply decreases, the switch output becomes in the on state. However, if the power supply interruption is recognized by monitoring the + 30V power supply voltage that decreases faster than + 12V, the power supply is turned on before the switch output shows the on state. It is possible to enter a state of waiting for recovery and not detect switch output.

  While power is not supplied from the + 5V power supply, at least a part of the RAM is backed up by a backup power supply supplied from the power supply board, and the contents are preserved even if the power supply to the gaming machine is cut off. When the + 5V power supply is restored, a reset signal is issued from the initial reset circuit 65, so that the CPU 56 returns to a normal operation state. At that time, since necessary data is backed up, it is possible to return to the gaming state at the time of the power failure when recovering from the power failure.

  FIG. 6 is a block diagram illustrating a configuration example of the power supply substrate 910. The power supply board 910 is installed independently of control boards for gaming machines such as the main board 31, the display control board 80, the sound control board 70, the lamp control board 35, and the prize ball control board 37, and is used for each gaming machine in the gaming machine. A voltage used by the control board and the mechanical component is generated. In this example, AC24V, DC + 30V, DC + 21V, DC + 12V and DC + 5V are generated. Further, the capacitor 916 serving as a backup power source is charged from a power source line for driving DC +5 V, that is, an IC on each substrate.

  The transformer 911 converts AC voltage from the AC power source into 24V. The AC 24V voltage is output to the connector 915. The rectifier circuit 912 also generates a DC voltage of +30 V from AC 24 V and outputs it to the DC-DC converter 913 and the connector 915. The DC-DC converter 913 generates + 21V, + 12V, and + 5V and outputs them to the connector 915. The connector 915 is connected to, for example, a relay board, and power of a voltage necessary for each gaming machine control board and mechanism parts is supplied from the relay board.

  The + 5V line from the DC-DC converter 913 branches to form a backup + 5V line. A large-capacitance capacitor 916 is connected between the backup + 5V line and the ground level. The capacitor 916 serves as a backup power source for the backup RAM (RAM that is backed up by the power source) of the gaming machine control board when the power supply to the gaming machine is cut off. Further, a backflow preventing diode 917 is inserted between the + 5V line and the backup + 5V line.

  A battery that can be charged from a + 5V power supply may be used as the backup power supply. In the case of using a battery, a rechargeable battery is used in which the capacity disappears when a state in which no power is supplied from the +5 V power source continues for a predetermined time.

Next, the operation of the gaming machine will be described.
FIG. 7 is a flowchart showing main processing executed by the CPU 56 on the main board 31. When the power to the gaming machine is turned on, in the main process, the CPU 56 first confirms whether or not it is a time of recovery from a power failure (step S1). Whether or not the power failure has been recovered is confirmed by, for example, a power-off flag set in the backup RAM area when the power is cut off. That is, whether or not the power-off flag is set based on the fact that the predetermined data is stored in the backup RAM area at the time of recovery from a power failure, but otherwise the contents of the RAM are undefined. Whether or not it was at the time of recovery from the power failure can be confirmed.

  When it is at the time of recovery from a power failure, the CPU 56 executes a power failure recovery process described later (step S3). Otherwise, initialization processing is executed. Thereafter, in the main process, the process proceeds to a loop process in which a voltage abnormality monitoring (step S4) and a timer interrupt flag monitoring (step S7) are confirmed. In the loop, display random number update processing (step S6) is also executed.

  In the initialization process, as shown in FIG. 8, in the initialization process, a register and RAM clear process (step S2a) and a necessary initial value setting process (step S2b) are performed, and then periodically every 2 ms. The timer register provided in the CPU 56 is initialized (timeout is 2 ms and the timer is repeatedly operated) so that a timer interrupt is generated (step S2c). That is, in step S2c, processing for activating a timer interrupt and processing for setting a timer interrupt interval are executed. Here, the initial setting of the timer register is performed in the last part of the initialization process, but the initial setting of the timer register may be performed in the vicinity of the last part in the initialization process.

  The monitoring of the voltage abnormality in step S4 is executed by monitoring the power-off signal from the power monitoring IC 902 via the input port 570. When detecting a voltage abnormality, that is, a drop in the power supply voltage, the CPU 56 executes a power failure generation process (power supply cut-off process: step S5) described later.

  In this embodiment, the internal timer of the CPU 56 is set to repeatedly generate a timer interrupt. Such setting is performed, for example, in an initialization process (step S2). In this embodiment, the repetition period is set to 2 ms. Then, as shown in FIG. 9, when a timer interrupt occurs, the CPU 56 sets a timer interrupt flag (step S11).

  When detecting that the timer interrupt flag is set in step S7, the CPU 56 resets the timer interrupt flag (step S8) and executes a game control process (step S9). With the above control, in this embodiment, the game control process is started every 2 ms.

  FIG. 10 is a flowchart showing the game control process. In the game control process, the CPU 56 first performs a process of setting a display control command sent to the display control board 80 in a predetermined area of the RAM 55 (display control data setting process: step S21), and then displays the display control command. An output process is performed (display control data output process: step S22).

  Next, a process of outputting the contents of the storage area for various output data to each output port is performed (data output process: step S23). Also, output data setting processing is performed for setting output data such as jackpot information, start information, probability variation information, etc., output to the hall management computer in the storage area (step S24). Further, various abnormality diagnosis processes are performed by the self-diagnosis function provided in the pachinko gaming machine 1, and an alarm is issued if necessary according to the result (error process: step S25).

  Next, a process of updating each counter indicating each determination random number such as a big hit determination random number used for game control is performed (step S26).

  Further, the CPU 56 performs special symbol process processing (step S27). In the special symbol process control, corresponding processing is selected and executed according to a special symbol process flag for controlling the pachinko gaming machine 1 in a predetermined order according to the gaming state. The value of the special symbol process flag is updated during each process according to the gaming state. Further, normal symbol process processing is performed (step S28). In the normal symbol process, the corresponding process is selected and executed in accordance with the normal symbol process flag for controlling the variable display 10 using the 7-segment LED in a predetermined order. The value of the normal symbol process flag is updated during each process according to the gaming state.

  Further, the CPU 56 inputs the states of the gate sensor 12, the start port sensor 17, the count sensor 23, and the winning port switches 19a and 24a via the switch circuit 58, and determines whether or not there has been a winning for each winning port or winning device. (Switch processing: step S29). The CPU 56 further performs a process of updating a display random number such as a random number that determines the type of stop symbol (step S30).

  Further, the CPU 56 performs signal processing with the prize ball control board 37 (step S31). That is, when a predetermined condition is satisfied, a prize ball control command is output to the prize ball control board 37. The prize ball control CPU mounted on the prize ball control board 37 drives the ball payout device 97 according to the prize ball control command.

  As described above, the main process includes a process for determining whether or not to shift to the game control process, and the timer control process based on the timer interrupt periodically generated by the internal timer of the CPU 56 is used for the game control process. Since a flag for determining whether or not to shift is set, all the game control processes are executed reliably. In other words, until all the game control processes are executed, it is not determined whether or not to shift to the next game control process, so it is guaranteed that all the processes in the game control process are completed. ing.

  Conventional general game control processing is forcibly returned to the initial state by an external interrupt that occurs periodically. If it demonstrates in accordance with the example shown by FIG. 10, for example, even if it was during the process of step S31, it was forcibly returned to the process of step S21. In other words, there is a possibility that the next game control process will be started before all the processes in the game control process are completed.

  In this embodiment, the determination of the power supply voltage drop (step S4) is repeatedly executed while waiting for the timer interrupt flag to be set, that is, it is repeatedly executed before the start of the game control process (step S9). The power supply voltage drop determination process may be performed at an appropriate location during the game control process, and the power failure occurrence process (step S5) may be executed when a voltage drop is detected. As described above, when the timer interruption flag is set and the game control process is started, the power supply voltage monitoring is performed during the game control process when the power supply voltage drop is determined before the game control process ends. When the power-off signal is output from the IC 902, it can be confirmed early, and the power failure generation process can be started immediately. Further, immediately before the start of the game control process (step S9), the power supply voltage drop determination process may be performed, and if a voltage drop is detected, the power failure generation process (step S5) may be executed. In that case, even when a power-off signal is output immediately after the occurrence of a timer interrupt, the power failure generation process can be started immediately.

  Further, here, the game control process executed by the CPU 56 of the main board 31 is executed according to the flag set in the timer interrupt process based on the timer interrupt that the internal timer of the CPU 56 periodically generates. A hardware circuit that generates a signal periodically (for example, every 2 ms) is provided, a signal from the circuit is introduced into an external interrupt terminal of the CPU 56, and it is determined whether or not to shift to a game control process by the interrupt signal. A flag may be set for this purpose. Even in such a configuration, the determination of the flag is not performed until all of the game control processes are executed, so that it is guaranteed that all the processes in the game control process are completed.

  FIG. 11 is a flowchart illustrating an example of a power failure generation process (step S5). In the power failure generation process, the CPU 56 first sets prohibition of interruption (step S41). In the power failure generation process, a checksum generation process is performed to ensure the storage of the RAM contents. If another interrupt process is performed during the process, the CPU may not be able to operate before the checksum generation process is completed. Settings are made so that no interruption occurs.

  Next, the CPU 56 turns off all output ports (step S42). If necessary, the contents of each register are stored in the backup RAM area (step S43). Also, an appropriate initial value is set in the backup check data area of the backup RAM area (step S44), the exclusive value is sequentially calculated for the initial value and the data in the backup RAM area (step S45), and the final calculation value is obtained. Is set in the backup parity data area (step S46). Thereafter, the RAM access is prohibited and loops (step S47). When the power supply voltage is lowered, the level of various signal lines may become unstable and the contents of the RAM may be altered, but if the RAM access is prohibited in this manner, the data in the backup RAM will be altered. There is no.

  Note that the power-off flag may be set before the RAM access is prohibited. In that case, as described above, the power-off flag can be used when determining whether or not to recover from a power failure when the power is turned on.

  FIG. 12 is a flowchart illustrating an example of a power failure recovery process (step S3). In the power failure recovery process, the CPU 56 first performs data check (parity check in this example) in the backup RAM area (step S51). In the case of recovery after an unexpected power failure, the data in the backup RAM area should have been saved, so the check result is normal. If the check result is not normal, the internal state cannot be returned to the state at the time of power-off, so the initialization process similar to the initialization process (step S2) executed at the time of power-on not at the time of power failure recovery is executed. (Steps S52 and S54).

  If the check result is normal, the CPU 56 performs a game state recovery process for returning the internal state to the state at the time of power-off (step S53).

  Here, it is confirmed in step S1 whether or not recovery from a power failure has occurred, and if a recovery from a power failure has occurred, a parity check is performed. If it is determined that the power is not recovered from the power failure, the initialization process of step S2 is executed. If the check result is normal, the game state return process may be performed. That is, it may be determined whether or not recovery from a power failure is made based on the result of the parity check.

  FIG. 13 is an explanatory diagram for explaining a backup parity data creation method. However, in the example shown in FIG. 13, for the sake of simplicity, the size of the data in the backup data RAM area is 3 bytes. In the power failure generation process based on the power supply voltage drop, as shown in FIG. 13A, initial data (00H in this example) is set in the backup check data area. Next, an exclusive logical sum of “00H” and “F0H” is taken, and an exclusive logical sum of “16H” is obtained. Further, an exclusive OR of the result and “DFH” is taken. Then, the result (“39H” in this example) is set in the backup parity data area.

  When power is turned on again, parity diagnosis is performed in the power failure recovery process. FIG. 13B is an explanatory diagram illustrating an example of parity diagnosis. If all the data in the backup area is stored as it is, data as shown in FIG. 13A is set in the backup area when the power is turned on again.

  In the processing of step S51, the CPU 56 sequentially performs exclusive OR for each data in the backup data area using the data (in this example, “39H”) set in the backup parity data area in the backup RAM area as initial data. Process. If all the data in the backup area is stored as it is, the final calculation result matches “00H”, that is, the data set in the backup check data area. If a bit error has occurred in the data in the backup RAM area, the final calculation result is not “00H”.

  Therefore, the CPU 56 compares the final calculation result with the data set in the backup check data area, and if they match, the parity diagnosis is normal. If they do not match, the parity diagnosis is abnormal.

Hereinafter, the gaming state restoration process will be described.
First, in this embodiment, the display control command, the sound control command, and the lamp control command sent from the CPU 56 of the main board 31 to the display control board 80, the sound control board 70, and the lamp control board 35 will be described. Each control command is determined to be sent according to the game progress in the special symbol process (step S28) in the game control process shown in FIG. 10, and specific data is displayed in the display control data setting process (step S21). Is set and is output by being output from the output port in the display control data output process (step S22).

  FIG. 14A is an explanatory diagram showing an example of the transmission timing of each control command related to symbol variation in the variable display unit 9. In this embodiment, the CPU 56 of the main board 31 sends a change start command to each of the display control board 80, the sound control board 70, and the lamp control board 35 when starting the pattern change. Further, a symbol designating command indicating the determined symbols of the left and right middle symbols is transmitted to the display control board 80.

  When the symbol variation is determined, a variation stop command is sent to each of the display control board 80, the sound control board 70, and the lamp control board 35. Each CPU mounted on the display control board 80, the sound control board 70, and the lamp control board 35 performs display control, sound generation control, and lamp lighting control according to the variation mode specified by the variation start command. The change start command includes information indicating the change time.

  FIG. 14B is an explanatory diagram showing an example of a transmission timing of each control command related to the jackpot game executed when the display result of the variable display unit 9 is a predetermined jackpot symbol. In this embodiment, the CPU 56 of the main board 31 sends a big hit start command to each of the display control board 80, the sound control board 70, and the lamp control board 35 when the big hit game is started. Further, after a predetermined time elapses, a one round (1R) designation command is transmitted. When the CPUs mounted on the display control board 80, the sound control board 70, and the lamp control board 35 receive the jackpot start command, they perform display control, sound generation control, and lamp lighting control at the start of the jackpot. When a one-round designation command is received, display control, sound generation control, and lamp lighting control during a big hit are performed. However, the CPU of the display control board 80 performs the first round display.

  Thereafter, the CPU 56 of the main board 31 sequentially sends commands indicating each round to the display control board 80. The CPU of the display control board 80 performs corresponding display control according to these commands.

  At the end of the big hit game, the CPU 56 of the main board 31 sends a big hit end command to each of the display control board 80, the sound control board 70, and the lamp control board 35. Then, after a predetermined time has elapsed, a normal screen display command is sent out. Each game device control means, when receiving the normal screen display command, sets the control state to a game waiting state.

  FIG. 15 is a flowchart illustrating an example of the gaming state recovery process performed in the power failure recovery process illustrated in FIG. In this example, if it is necessary to restore the register contents, the CPU 56 restores the value stored in the backup RAM to the register (step S61). Then, the gaming state at the time of a power failure is confirmed based on the data stored in the backup RAM. For example, the gaming state can be confirmed by the value of the special symbol process flag corresponding to the progress of the special symbol process.

  If the gaming state is changing in the design (step S62), control is performed to send a change start command to the display control board 80, the sound control board 70, and the lamp control board 35 (step S63). If the gaming state is a big hit game (step S64), control is performed to send the last sent control command to the display control board 80, the sound control board 70, and the lamp control board 35 before the power failure. (Step S65). If the game state is other than that, for example, control is performed to send a normal screen display command to the display control board 80, the sound control board 70, and the lamp control board 35 (step S66).

  FIG. 16 is an explanatory diagram illustrating an example of a control state when the power is restored after a power failure. In FIG. 16, the variable display state is realized by the CPU (display control means) of the display control board 80, the sound state is realized by the CPU (sound control means) of the sound control board 70, and the lamp state is the lamp control board. This is realized by 35 CPUs (lamp control means).

  FIG. 16A shows an example in the case where the power is restored after a power failure occurs during symbol variation. In this case, when the power is restored, a change start command is sent from the main board 31 (step S63 in FIG. 15). Since the variation start command is a command sent at the start of symbol variation, the states of variable display control, sound control, and lamp control are returned to the state at the beginning of variation. In this embodiment, the change start command includes information for specifying the change time, and after sending the change start command, the CPU 56 of the main board 31 does not send anything until the confirmation command at the end of change (change stop command) ( Except for the designating command). Therefore, if a power failure occurs during symbol fluctuation, fluctuation cannot be resumed from the middle of fluctuation, but display control, sound control, and lamp control are synchronized by retransmitting the fluctuation start command. Return to.

  In the main board 31, various parameters used at the start of the change are stored in the backup RAM. Accordingly, the display result (determined symbol) or the like in the fluctuation after power restoration is the same as the display result or the like that should have been in the fluctuation interrupted by the power failure. Therefore, there is no disadvantage to the player.

  FIG. 16B shows an example in the case of recovery after a power failure occurs during a big hit game. In this case, when power is restored, the command sent from the main board 31 to the display control board 80, the sound control board 70, and the lamp control board 35 at the end before the power failure is re-sent (step S65 in FIG. 15). Therefore, the sound control and the lamp control are returned to the control state during the big hit game. In addition, the display control returns to the state performed at the time of power failure.

  In the main board 31, various parameters during the big hit game (number of times of opening of the big winning opening, number of winning balls of the big winning opening, etc.) are stored in the backup RAM. Therefore, the gaming state for the player also returns to the state before the power failure, so there is no disadvantage to the player.

  As described above, the CPU 56 (game control means) of the main board 31 inputs the output signal of the power supply monitoring means via the input port, and if the signal indicates a power supply voltage drop, creates RAM check data. After being stored in the RAM, the RAM access prohibited state is set. In addition, when the power is turned on, a RAM check is performed based on the RAM check data to check whether the data has been stored correctly. When it is confirmed that the game has been saved correctly, the gaming state is restored to the state when the power is cut off. Therefore, the gaming state at the time of power-off is saved, and the accuracy at the time of restoration is guaranteed. Therefore, even if the power is cut off during the game, the game is resumed from the power-off state at the time of recovery, so that it is possible to prevent the player from being disadvantaged.

  In the above embodiment, the case where the power supply monitoring process, the data storage process, and the restoration process are performed in the game control unit has been described. However, a part of the RAM in the voice control unit, the lamp control unit, and the display control unit is also powered. The display control means, the sound control means, and the lamp control means that are backed up may also perform the processing as described above. However, the display control means, the sound control means, and the lamp control means do not need to perform command transmission processing at the time of recovery.

  Further, in the above embodiment, in the power failure occurrence process, the loop is finally made to wait for the power supply to be cut off. However, the output signal of the power supply monitoring means is monitored to return to the original state when it is detected that the power supply is restored. You may do it. In such a configuration, the game can be continued when a power interruption occurs and the power is restored in a short period of time.

1 Pachinko machine 31 Main board 53 Basic circuit 56 CPU
570 Input port 902 Power monitoring IC
910 Power supply board 916 Capacitor

Claims (2)

A gaming machine capable of giving a game result value to a player as a result of performing a predetermined game,
Game control means for controlling the progress of the game;
Power supply monitoring means for detecting a voltage drop of a predetermined potential power supply,
The game control means includes a game control microcomputer,
The predetermined potential power source is a power source having a voltage higher than the driving voltage of the game control microcomputer,
The game control microcomputer is:
After the initialization of the timer built in the microcomputer is executed as the initial setting process when the power supply to the gaming machine is started, the first process including the numerical value update process for updating the numerical value within a predetermined range is repeatedly executed. When the first process is repeatedly executed, the state in which the first process is repeatedly executed is interrupted based on the occurrence of an internal timer interrupt that occurs every predetermined time based on the initial setting of the timer. The second process is executed, and after the second process is completed, the process returns to the state in which the first process is repeatedly executed,
In the first process, a predetermined power-off process for returning to the gaming state is executed based on a detection output from the power monitoring unit. A gaming machine capable of giving a game result value to a player as a result of performing a predetermined game,
Game control means for controlling the progress of the game;
Power supply monitoring means for detecting a voltage drop of a predetermined potential power supply,
The game control means includes a game control microcomputer,
The predetermined potential power source is a power source having a voltage higher than the driving voltage of the game control microcomputer,
The game control microcomputer is:
After the initialization of the timer built in the microcomputer is executed as the initial setting process when the power supply to the gaming machine is started, the first process including the numerical value update process for updating the numerical value within a predetermined range is repeatedly executed. When the first process is repeatedly executed, the state in which the first process is repeatedly executed is interrupted based on the occurrence of an internal timer interrupt that occurs every predetermined time based on the initial setting of the timer. The second process is executed, and after the second process is completed, the process returns to the state in which the first process is repeatedly executed,
In the second process, a predetermined power-off process for returning to the gaming state is executed based on the detection output from the power monitoring unit.
A gaming machine characterized by that.

Images