JP4599496B2 - ＳＡＴＡ（ＳｅｒｉａｌＡｄｖａｎｃｅｄＴｅｃｈｎｏｌｏｇｙＡｔｔａｃｈｍｅｎｔ）スイッチ - Google Patents

ＳＡＴＡ（ＳｅｒｉａｌＡｄｖａｎｃｅｄＴｅｃｈｎｏｌｏｇｙＡｔｔａｃｈｍｅｎｔ）スイッチ Download PDF

Info

Publication number
JP4599496B2
JP4599496B2 JP2004174862A JP2004174862A JP4599496B2 JP 4599496 B2 JP4599496 B2 JP 4599496B2 JP 2004174862 A JP2004174862 A JP 2004174862A JP 2004174862 A JP2004174862 A JP 2004174862A JP 4599496 B2 JP4599496 B2 JP 4599496B2
Authority
JP
Japan
Prior art keywords
switch
host
host unit
depth value
fis
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004174862A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005327230A (ja
Inventor
ネマジー シアマック
ヒョニル チョン アンドリュー
ウー ヤン−タ
チャン シャン−ジー
Original Assignee
エルエスアイ コーポレイション
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by エルエスアイ コーポレイション filed Critical エルエスアイ コーポレイション
Publication of JP2005327230A publication Critical patent/JP2005327230A/ja
Application granted granted Critical
Publication of JP4599496B2 publication Critical patent/JP4599496B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)
  • Telephone Function (AREA)
  • Transceivers (AREA)
  • Keying Circuit Devices (AREA)
  • Small-Scale Networks (AREA)
  • Pyrane Compounds (AREA)
  • Switches That Are Operated By Magnetic Or Electric Fields (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)
JP2004174862A 2003-06-11 2004-06-11 ＳＡＴＡ（ＳｅｒｉａｌＡｄｖａｎｃｅｄＴｅｃｈｎｏｌｏｇｙＡｔｔａｃｈｍｅｎｔ）スイッチ Expired - Fee Related JP4599496B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US47785703P 2003-06-11 2003-06-11
US10/775,488 US7523235B2 (en) 2003-06-11 2004-02-09 Serial Advanced Technology Attachment (SATA) switch

Publications (2)

Publication Number Publication Date
JP2005327230A JP2005327230A (ja) 2005-11-24
JP4599496B2 true JP4599496B2 (ja) 2010-12-15

Family

ID=33303338

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004174862A Expired - Fee Related JP4599496B2 (ja) 2003-06-11 2004-06-11 ＳＡＴＡ（ＳｅｒｉａｌＡｄｖａｎｃｅｄＴｅｃｈｎｏｌｏｇｙＡｔｔａｃｈｍｅｎｔ）スイッチ

Country Status (6)

Country Link
US (2) US7523235B2 (de)
EP (1) EP1486880B1 (de)
JP (1) JP4599496B2 (de)
AT (1) ATE495496T1 (de)
DE (1) DE602004030972D1 (de)
TW (1) TWI318738B (de)

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AUPR824301A0 (en) * 2001-10-15 2001-11-08 Silverbrook Research Pty. Ltd. Methods and systems (npw001)
US7346135B1 (en) 2002-02-13 2008-03-18 Marvell International, Ltd. Compensation for residual frequency offset, phase noise and sampling phase offset in wireless networks
US7263153B2 (en) 2002-10-09 2007-08-28 Marvell International, Ltd. Clock offset compensator
US7319705B1 (en) 2002-10-22 2008-01-15 Marvell International Ltd. Programmable pre-emphasis circuit for serial ATA
US7246192B1 (en) 2003-01-10 2007-07-17 Marvell International Ltd. Serial/parallel ATA controller and converter
US7360010B2 (en) * 2003-04-14 2008-04-15 Copan Systems, Inc. Method and apparatus for storage command and data router
US7523236B1 (en) * 2003-06-11 2009-04-21 Lsi Corporation Switching serial advanced technology attachment (SATA) to a parallel interface
US7523235B2 (en) * 2003-06-11 2009-04-21 Lsi Corporation Serial Advanced Technology Attachment (SATA) switch
US7885282B2 (en) * 2003-07-24 2011-02-08 Seagate Technology Llc Dynamic control of physical layer quality on a serial bus
US7496691B2 (en) * 2003-07-28 2009-02-24 Lsi Corporation Standard ATA queuing automation in serial ATA interface for creating a frame information structure (FIS) corresponding to command from transport layer
US8930583B1 (en) 2003-09-18 2015-01-06 Marvell Israel (M.I.S.L) Ltd. Method and apparatus for controlling data transfer in a serial-ATA system
US7515528B2 (en) * 2004-03-31 2009-04-07 Intel Corporation Host fail-over switch presence detection compatible with existing protocol and host controllers
US7447826B2 (en) * 2004-03-31 2008-11-04 Intel Corporation Receive buffer in a data storage system
US20050223141A1 (en) * 2004-03-31 2005-10-06 Pak-Lung Seto Data flow control in a data storage system
TWI269968B (en) * 2004-04-22 2007-01-01 Mediatek Inc Method for processing the noise in the SATA
TWI252471B (en) * 2004-04-30 2006-04-01 Mediatek Inc Method and circuit for reducing SATA data transmission errors by adjusting the period of sending align primitive
US7865803B2 (en) 2004-04-30 2011-01-04 Mediatek Inc. Method for processing noise interference in data accessing device with serial advanced technology attachment (SATA) interface
TWI242716B (en) * 2004-04-30 2005-11-01 Mediatek Inc Method for processing interference of noise
US7958292B2 (en) 2004-06-23 2011-06-07 Marvell World Trade Ltd. Disk drive system on chip with integrated buffer memory and support for host memory access
US7366802B2 (en) * 2004-10-29 2008-04-29 Intel Corporation Method in a frame based system for reserving a plurality of buffers based on a selected communication protocol
US7461192B2 (en) 2004-12-15 2008-12-02 Rambus Inc. Interface for bridging out-of-band information and preventing false presence detection of terminating devices
US7853741B2 (en) * 2005-04-11 2010-12-14 Emulex Design & Manufacturing Corporation Tunneling SATA targets through fibre channel
US20060277331A1 (en) * 2005-05-18 2006-12-07 Priborsky Anthony L Communication using bit replication
US7747788B2 (en) * 2005-06-30 2010-06-29 Intel Corporation Hardware oriented target-side native command queuing tag management
US7805543B2 (en) * 2005-06-30 2010-09-28 Intel Corporation Hardware oriented host-side native command queuing tag management
US8135869B2 (en) * 2005-06-30 2012-03-13 Intel Corporation Task scheduling to devices with same connection address
US7970953B2 (en) * 2005-06-30 2011-06-28 Intel Corporation Serial ATA port addressing
US7752363B2 (en) * 2005-07-04 2010-07-06 Mediatek Inc. Signal generating circuit and related method for activating physical channel between host and peripheral device
US7739432B1 (en) 2005-09-02 2010-06-15 Pmc-Sierra, Inc. Command switching for multiple initiator access to a SATA drive
US8127059B1 (en) * 2005-09-02 2012-02-28 Pmc-Sierra Us, Inc. Apparatus for interconnecting hosts with storage devices
US7676604B2 (en) * 2005-11-22 2010-03-09 Intel Corporation Task context direct indexing in a protocol engine
US7634692B2 (en) * 2006-02-10 2009-12-15 Mediatek Inc. SATA primitive prediction and correction
US7941575B2 (en) * 2006-03-03 2011-05-10 Lecroy Corporation Pause request processing for data traffic modification
US7792137B2 (en) * 2006-07-05 2010-09-07 Abidanet, Llc Self-organized and self-managed ad hoc communications network
US7761657B2 (en) 2006-07-10 2010-07-20 Hitachi, Ltd. Storage control system, control method for storage control system, port selector, and controller
US7761642B2 (en) * 2006-12-22 2010-07-20 Lsi Corporation Serial advanced technology attachment (SATA) and serial attached small computer system interface (SCSI) (SAS) bridging
JP4400650B2 (ja) * 2007-05-23 2010-01-20 セイコーエプソン株式会社 データ転送制御装置及び電子機器
US20090265199A1 (en) * 2008-04-21 2009-10-22 Computer Associates Think, Inc. System and Method for Governance, Risk, and Compliance Management
US20100250791A1 (en) * 2009-03-27 2010-09-30 Lsi Corporation Low power physical layer for SATA and SAS transceivers
US8402196B2 (en) * 2010-03-04 2013-03-19 Xyratex Technology Limited Storage assembly, a physical expander and a method
US8275925B2 (en) * 2010-08-25 2012-09-25 Lsi Corporation Methods and apparatus for improved serial advanced technology attachment performance
US8661163B2 (en) * 2011-08-22 2014-02-25 Apple Inc. Tag allocation for queued commands across multiple devices
JP6063146B2 (ja) * 2012-04-27 2017-01-18 株式会社バッファローメモリ 外部記憶装置
US9116694B2 (en) 2012-09-26 2015-08-25 Intel Corporation Efficient low power exit sequence for peripheral devices
US20150186068A1 (en) * 2013-12-27 2015-07-02 Sandisk Technologies Inc. Command queuing using linked list queues
TWI587214B (zh) * 2016-04-21 2017-06-11 慧榮科技股份有限公司 資料儲存裝置、其控制單元及其任務排序方法
JP2019101487A (ja) * 2017-11-28 2019-06-24 ルネサスエレクトロニクス株式会社 ストレージ装置及びストレージシステム
US10809926B2 (en) 2018-02-05 2020-10-20 Microsoft Technology Licensing, Llc Server system

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020087898A1 (en) * 2000-12-28 2002-07-04 Bormann David S. Method and apparatus facilitating direct access to a serial ATA device by an autonomous subsystem
JP2002529804A (ja) * 1998-06-30 2002-09-10 イーエムシー コーポレーション ネットワークに接続された記憶システムのデータ管理を提供する方法および装置

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4821170A (en) * 1987-04-17 1989-04-11 Tandem Computers Incorporated Input/output system for multiprocessors
US5440752A (en) 1991-07-08 1995-08-08 Seiko Epson Corporation Microprocessor architecture with a switch network for data transfer between cache, memory port, and IOU
US6434620B1 (en) * 1998-08-27 2002-08-13 Alacritech, Inc. TCP/IP offload network interface device
US6388590B1 (en) * 1999-09-24 2002-05-14 Oak Technology, Inc. Apparatus and method for transmitting data serially for use with an advanced technology attachment packet interface (atapi)
US6247100B1 (en) 2000-01-07 2001-06-12 International Business Machines Corporation Method and system for transmitting address commands in a multiprocessor system
US6763402B2 (en) * 2000-05-25 2004-07-13 Bnl Technologies, Inc. Data storage subsystem
US7257129B2 (en) * 2000-11-22 2007-08-14 Silicon Image Memory architecture with multiple serial communications ports
TW507896U (en) 2001-06-26 2002-10-21 Feiya Technology Co Ltd Hot plug device for ATA interface
US6854045B2 (en) * 2001-06-29 2005-02-08 Intel Corporation Hardware emulation of parallel ATA drives with serial ATA interface
US20030033465A1 (en) 2001-08-08 2003-02-13 Cheng-Chih Chien Hot-swap device applicable to ATA interface
US6961787B2 (en) * 2002-01-07 2005-11-01 Intel Corporation Method and apparatus for updating task files
JP4212811B2 (ja) * 2002-01-10 2009-01-21 富士通株式会社 情報処理システム、インタフェース装置、情報処理装置、情報記憶装置
US6961813B2 (en) 2002-06-21 2005-11-01 Hewlett-Packard Development Company, L.P. System and method for providing multi-initiator capability to an ATA drive
US6735650B1 (en) 2002-08-30 2004-05-11 Western Digital Technologies, Inc. Disk drive and method for data transfer initiated by nonstandard disk-drive commands on a serial ATA interface that only supports standard ATA disk-drive commands
US7523236B1 (en) * 2003-06-11 2009-04-21 Lsi Corporation Switching serial advanced technology attachment (SATA) to a parallel interface
US7523235B2 (en) * 2003-06-11 2009-04-21 Lsi Corporation Serial Advanced Technology Attachment (SATA) switch
DE10355583A1 (de) 2003-11-28 2005-07-07 Advanced Micro Devices, Inc., Sunnyvale Gemeinsame Nutzung eines Speichers in einer Zentralsteuerung
US20050198425A1 (en) 2004-03-05 2005-09-08 Wang Liang-Yun Combined optical storage and flash card reader using single ide or sata port and method thereof
US7676613B2 (en) 2004-08-03 2010-03-09 Lsi Corporation Methods and structure for assuring correct data order in SATA transmissions over a SAS wide port
US8301810B2 (en) 2004-12-21 2012-10-30 Infortrend Technology, Inc. SAS storage virtualization controller, subsystem and system using the same, and method therefor
TW200629072A (en) 2005-02-01 2006-08-16 Sunplus Technology Co Ltd Bridge system for hetero-serial interfaces
US20060271739A1 (en) 2005-05-24 2006-11-30 Shu-Fang Tsai Management of transfer of commands

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002529804A (ja) * 1998-06-30 2002-09-10 イーエムシー コーポレーション ネットワークに接続された記憶システムのデータ管理を提供する方法および装置
US20020087898A1 (en) * 2000-12-28 2002-07-04 Bormann David S. Method and apparatus facilitating direct access to a serial ATA device by an autonomous subsystem

Also Published As

Publication number Publication date
EP1486880A2 (de) 2004-12-15
US20040252716A1 (en) 2004-12-16
EP1486880A3 (de) 2006-09-20
US7523235B2 (en) 2009-04-21
JP2005327230A (ja) 2005-11-24
TWI318738B (en) 2009-12-21
ATE495496T1 (de) 2011-01-15
TW200508866A (en) 2005-03-01
US8266353B2 (en) 2012-09-11
DE602004030972D1 (de) 2011-02-24
EP1486880B1 (de) 2011-01-12
US20090177804A1 (en) 2009-07-09

Similar Documents

Publication Publication Date Title
JP4599496B2 (ja) ＳＡＴＡ（ＳｅｒｉａｌＡｄｖａｎｃｅｄＴｅｃｈｎｏｌｏｇｙＡｔｔａｃｈｍｅｎｔ）スイッチ
US8200870B2 (en) Switching serial advanced technology attachment (SATA) to a parallel interface
US8156270B2 (en) Dual port serial advanced technology attachment (SATA) disk drive
US7953074B2 (en) Apparatus and method for port polarity initialization in a shared I/O device
US7917658B2 (en) Switching apparatus and method for link initialization in a shared I/O environment
US7698483B2 (en) Switching apparatus and method for link initialization in a shared I/O environment
US7617333B2 (en) Fibre channel controller shareable by a plurality of operating system domains within a load-store architecture
US7219183B2 (en) Switching apparatus and method for providing shared I/O within a load-store fabric
US8102843B2 (en) Switching apparatus and method for providing shared I/O within a load-store fabric
US7502370B2 (en) Network controller for obtaining a plurality of network port identifiers in response to load-store transactions from a corresponding plurality of operating system domains within a load-store architecture
US7512717B2 (en) Fibre channel controller shareable by a plurality of operating system domains within a load-store architecture
US6715023B1 (en) PCI bus switch architecture
US7174413B2 (en) Switching apparatus and method for providing shared I/O within a load-store fabric
US7188209B2 (en) Apparatus and method for sharing I/O endpoints within a load store fabric by encapsulation of domain information in transaction layer packets
US20050172041A1 (en) Fibre channel controller shareable by a plurality of operating system domains within a load-store architecture
KR100934227B1 (ko) 개방형 시리얼 정합 방식을 이용한 메모리 스위칭 컨트롤장치, 그의 동작 방법 및 이에 적용되는 데이터 저장 장치
JP2020113137A (ja) ストレージ装置
CN100433623C (zh) 串行高级技术附件（sata）交换机
JP2007282187A (ja) 情報処理装置、情報処理システムおよびデータ通信方法
JP2005332316A (ja) データ分配装置、データ転送装置及び画像処理装置
JP4271558B2 (ja) データ転送システム、画像形成システム及びデータ転送用プログラム
JP2009163633A (ja) 情報処理装置およびデータ通信方法
JP3645696B2 (ja) Ｐｃｉバス・ｓ／ｔインタフェース間接続装置

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070604

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100301

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20100531

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20100603

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100701

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100720

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100816

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20100818

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100818

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20100816

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20100818

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131008

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: R3D03

LAPS Cancellation because of no payment of annual fees