JP4584407B2 - デジタル・アナログ変換器及びデジタル・アナログ変換器における基準ループを動作させる方法 - Google Patents
デジタル・アナログ変換器及びデジタル・アナログ変換器における基準ループを動作させる方法 Download PDFInfo
- Publication number
- JP4584407B2 JP4584407B2 JP2000137562A JP2000137562A JP4584407B2 JP 4584407 B2 JP4584407 B2 JP 4584407B2 JP 2000137562 A JP2000137562 A JP 2000137562A JP 2000137562 A JP2000137562 A JP 2000137562A JP 4584407 B2 JP4584407 B2 JP 4584407B2
- Authority
- JP
- Japan
- Prior art keywords
- dac
- reference loop
- output
- loop
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0602—Continuously compensating for, or preventing, undesired influence of physical parameters of deviations from the desired transfer characteristic
- H03M1/0604—Continuously compensating for, or preventing, undesired influence of physical parameters of deviations from the desired transfer characteristic at one point, i.e. by adjusting a single reference value, e.g. bias or gain error
- H03M1/0607—Offset or drift compensation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/314,090 US6225930B1 (en) | 1999-05-18 | 1999-05-18 | Reference loop for a digital-to-analog converter |
| US314090 | 1999-05-18 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2000341128A JP2000341128A (ja) | 2000-12-08 |
| JP2000341128A5 JP2000341128A5 (enExample) | 2007-06-21 |
| JP4584407B2 true JP4584407B2 (ja) | 2010-11-24 |
Family
ID=23218512
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000137562A Expired - Lifetime JP4584407B2 (ja) | 1999-05-18 | 2000-05-10 | デジタル・アナログ変換器及びデジタル・アナログ変換器における基準ループを動作させる方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6225930B1 (enExample) |
| JP (1) | JP4584407B2 (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100794862B1 (ko) * | 2002-05-13 | 2008-01-14 | 오스트리아마이크로시스템즈 아게 | 집적 테스트 회로를 포함하는 디지털-아날로그 컨버터 |
| WO2005109143A2 (en) * | 2004-04-21 | 2005-11-17 | Indiana University Research And Technology Corporation | Control system for a power supply |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5041831A (en) | 1988-04-26 | 1991-08-20 | Hewlett-Packard Company | Indirect D/A converter |
| GB2313004A (en) * | 1996-05-07 | 1997-11-12 | Advanced Risc Mach Ltd | Digital to analogue converter |
-
1999
- 1999-05-18 US US09/314,090 patent/US6225930B1/en not_active Expired - Fee Related
-
2000
- 2000-05-10 JP JP2000137562A patent/JP4584407B2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| US6225930B1 (en) | 2001-05-01 |
| JP2000341128A (ja) | 2000-12-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR0174342B1 (ko) | 디지탈-아날로그 변환기 및 구분적으로 선형인 아날로그 파형의 형성 방법 | |
| EP3703254B1 (en) | Audio amplifier system | |
| CN1036752C (zh) | 根据数字输入字产生模拟输出信号的装置和方法 | |
| CN1376329A (zh) | 数字开关放大器的直流偏置校准 | |
| US20100302085A1 (en) | Field Device Having an Analog Output | |
| US11296685B2 (en) | PWM modulator having quantizer calibratable for multi-non-ideal gain-affecting characteristics | |
| US6552676B1 (en) | Method and apparatus for power reduction in switched capacitor circuits | |
| JP4584407B2 (ja) | デジタル・アナログ変換器及びデジタル・アナログ変換器における基準ループを動作させる方法 | |
| JP2001044770A (ja) | 増幅回路 | |
| DE69612872T2 (de) | Digital-analog-wandler und dynamische stromspiegelanordnung zur vereinfachung einer on-chip wellenformung | |
| US7242330B2 (en) | Dynamic compensation of analog-to-digital converter (ADC) offset errors using filtered PWM | |
| CN119853456A (zh) | 控制电路及应用其的开关电源 | |
| US6181264B1 (en) | Precision bipolar digital-to-analog converter for an instrument probe interface | |
| US11316528B2 (en) | PWM DAC with improved linearity and insensitivity to switch resistance | |
| EP3539609B1 (en) | Versatile control for a neural stimulation device | |
| US7215272B2 (en) | Schemes to implement multi-level PWM in digital system | |
| CN110557016B (zh) | 电源装置和磁共振成像系统 | |
| Wagenaar | Improving PWM output from common MCUs with a software Sigma-Delta stage | |
| US12445096B2 (en) | Output capacitance distortion correction for audio amplifiers | |
| JP2576222B2 (ja) | ディジタルーアナログ変換器 | |
| US20220329255A1 (en) | D/a converter | |
| JPH0736523B2 (ja) | 直線補間器 | |
| CN101141130B (zh) | 数/模转换器与相关方法 | |
| KR20250068470A (ko) | 메모리 인터페이스에서의 기준 전압 보정 장치 | |
| KR101394411B1 (ko) | 디지털 방식의 초음파 모터 구동장치 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070509 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070509 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20100408 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100414 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100713 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20100713 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20100806 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20100902 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 4584407 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130910 Year of fee payment: 3 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| EXPY | Cancellation because of completion of term |