JP4529736B2 - Reticle - Google Patents

Reticle Download PDF

Info

Publication number
JP4529736B2
JP4529736B2 JP2005063435A JP2005063435A JP4529736B2 JP 4529736 B2 JP4529736 B2 JP 4529736B2 JP 2005063435 A JP2005063435 A JP 2005063435A JP 2005063435 A JP2005063435 A JP 2005063435A JP 4529736 B2 JP4529736 B2 JP 4529736B2
Authority
JP
Japan
Prior art keywords
pattern
reticle
electrostatic breakdown
conductive
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2005063435A
Other languages
Japanese (ja)
Other versions
JP2006250988A (en
Inventor
薫 三澤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toppan Inc
Original Assignee
Toppan Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toppan Inc filed Critical Toppan Inc
Priority to JP2005063435A priority Critical patent/JP4529736B2/en
Publication of JP2006250988A publication Critical patent/JP2006250988A/en
Application granted granted Critical
Publication of JP4529736B2 publication Critical patent/JP4529736B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F1/00Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
    • G03F1/38Masks having auxiliary features, e.g. special coatings or marks for alignment or testing; Preparation thereof
    • G03F1/40Electrostatic discharge [ESD] related features, e.g. antistatic coatings or a conductive metal layer around the periphery of the mask substrate

Description

本発明は半導体製造等のリソグラフィ技術に用いられるレチクルに関するものである。   The present invention relates to a reticle used in lithography technology such as semiconductor manufacturing.

半導体製造工程でのリソグラフィ技術において、レチクルは必要不可欠なものである。しかし、その取り扱い環境は、作業者による搬送、室内気流、レチクルケースによる取り扱い等により静電気が帯電しやすい環境といえる。レチクルに静電気が蓄積されると、その静電気の放電による半導体回路パターンの静電破壊が発生する恐れがある。しかし、レチクルの使用時にはパターンの静電破壊に気がつかないことが多々あり、多くはその後の検査工程で発見される。このようなレチクルの静電破壊は重大な懸案事項であるため、イオナイザーによる除電処理やレチクル上で回路と周辺部を絶縁する(絶縁リング)等で対策を講じている。しかし、実際にレチクルに与えている被害状態や使用環境を監視(モニタリング)することは困難である。レチクルに与えている被害状態や使用環境をモニタリングする手段としては、回路パターンの周囲に形成された遮光パターンの外側に静電破壊チェック用パターンを設けてなるレチクルが提案されている(特許文献1)。   In lithography technology in the semiconductor manufacturing process, the reticle is indispensable. However, the handling environment can be said to be an environment in which static electricity is easily charged due to transportation by an operator, indoor airflow, handling by a reticle case, and the like. If static electricity is accumulated in the reticle, there is a risk of electrostatic breakdown of the semiconductor circuit pattern due to the discharge of the static electricity. However, there are many cases where the electrostatic breakdown of the pattern is not noticed when the reticle is used, and many are discovered in the subsequent inspection process. Since the electrostatic breakdown of such a reticle is a serious concern, countermeasures are taken, such as a charge removal process using an ionizer or insulating the circuit and its peripheral part on the reticle (insulation ring). However, it is difficult to monitor (monitor) the damage state and usage environment actually given to the reticle. As a means for monitoring the damage state and usage environment applied to the reticle, a reticle in which an electrostatic breakdown check pattern is provided outside a light shielding pattern formed around a circuit pattern has been proposed (Patent Document 1). ).

公知文献を以下に示す。
特開平5−107740号公報
Known documents are shown below.
JP-A-5-107740

通常のレチクルの場合、イオナイザー、絶縁リング等により静電気の帯電を防止することは可能であるが、使用しているレチクルに実際に静電破壊が発生しているか否かを確認することは非常に困難である。確認する手段としては、例えばレチクルにチェック用のパターンを形成しておき、目視検査をする方法が挙げられる(特許文献1)。しかしながら、通常、レチクルはレチクルケース内に収納されており、レチクルケース内のレチクルの静電破壊チェック用パターンを目視して静電破壊の有無を確認することは極めて困難である。静電破壊の有無を確認するためのその他の方法としては、レチクル上のパターンをウエハ上に転写する方法が挙げられる。しかしながら、ウエハ上に転写する手間が必要があること、また転写したパターンの顕微鏡観察が必要であり、作業は煩雑である。   In the case of a normal reticle, it is possible to prevent electrostatic charges by using an ionizer, an insulating ring, etc., but it is very important to confirm whether or not electrostatic damage has actually occurred in the reticle being used. Have difficulty. As a means for confirmation, for example, there is a method in which a check pattern is formed on a reticle and a visual inspection is performed (Patent Document 1). However, the reticle is usually housed in the reticle case, and it is extremely difficult to confirm the presence or absence of electrostatic breakdown by visually checking the pattern for checking electrostatic breakdown of the reticle in the reticle case. Another method for confirming the presence or absence of electrostatic breakdown is a method of transferring a pattern on a reticle onto a wafer. However, it requires labor and time for transferring onto the wafer, and it is necessary to observe the transferred pattern under a microscope, which is complicated.

本発明の目的は、以上のような問題点を解決するものであり、簡便な作業によりレチクルの回路パターンの静電破壊の有無を監視(モニタリング)することを可能ならしめるレチクルを提供することにある。   An object of the present invention is to solve the above-described problems, and to provide a reticle that makes it possible to monitor the presence or absence of electrostatic breakdown of a circuit pattern of a reticle by a simple operation. is there.

本発明は以上の課題に鑑みなされたもので、請求項1の発明は、転写有効領域の外側にあり、かつ直接に通電状態を確認することが可能である転写有効領域を囲んだリング状絶縁領域にリング状の形状を有する静電破壊確認用パターンを具備することを特徴とするレチクルとしたものである。 SUMMARY OF THE INVENTION The present invention has been made in view of the above problems, and the invention of claim 1 is a ring-shaped insulation that surrounds the transfer effective region that is outside the transfer effective region and can directly check the energized state. The reticle comprises a pattern for confirming electrostatic breakdown having a ring shape in a region .

本発明のレチクルは、このような構成であるから、転写有効領域内の回路パターンに影響を与えることなく、目視によらず、静電破壊確認用パターンから直接に通電状態を確認することが可能であるので、半導体集積回路等の製品の製造に使用するレチクルに適用することが可能であり、容易に静電破壊を検査し、静電破壊の有無を監視することができる。   Since the reticle of the present invention has such a configuration, it is possible to directly check the energized state from the electrostatic breakdown confirmation pattern without affecting the circuit pattern in the effective transfer area and without visual inspection. Therefore, the present invention can be applied to a reticle used for manufacturing a product such as a semiconductor integrated circuit, and can be easily inspected for electrostatic breakdown and monitored for the presence or absence of electrostatic breakdown.

本発明の請求項2の発明は、請求項1に記載のレチクルにおいて、静電破壊確認用パターンの線幅は、転写有効領域に形成された回路パターンに存在する最小線の幅より狭い線幅であることを特徴とするレチクルとしたものである。   According to a second aspect of the present invention, in the reticle according to the first aspect, the line width of the electrostatic breakdown confirmation pattern is narrower than the width of the minimum line existing in the circuit pattern formed in the transfer effective region. This is a reticle characterized in that

本発明のレチクルは、さらに静電破壊確認用パターンの線幅を、転写有効領域に形成された回路パターンに存在する最小線の幅より狭い線幅とすることで、静電破壊が発生し易く、検査を確実に実施できる。   In the reticle of the present invention, electrostatic breakdown is easily generated by making the line width of the electrostatic breakdown confirmation pattern narrower than the minimum line width existing in the circuit pattern formed in the transfer effective region. The inspection can be carried out reliably.

なお、本発明の転写有効領域に形成された回路パターンの最小幅は、必ずしも回路を形成するパターンを意味せず、単体素子や各種電気素子を製造するためのレチクルに形成するパターンの最小幅としても良い。   The minimum width of the circuit pattern formed in the transfer effective area of the present invention does not necessarily mean a pattern forming a circuit, but as a minimum width of a pattern formed on a reticle for manufacturing a single element or various electric elements. Also good.

本発明の請求項3の発明は、請求項1あるいは請求項2に記載のレチクルにおいて、静電破壊確認用パターンは、ピッチの短い繰り返し形状の蛇行状のパターンであることを特徴とするレチクルとしたものである。   According to a third aspect of the present invention, there is provided the reticle according to the first or second aspect, wherein the electrostatic breakdown confirmation pattern is a meandering pattern having a repetitive shape with a short pitch. It is a thing.

本発明のレチクルは、さらに静電破壊確認用パターンが、静電破壊の起こり易いピッチの短い繰り返し形状の蛇行状のパターンとすることで、より静電破壊が発生し易く、検査を確実に実施できる。   In the reticle according to the present invention, the electrostatic breakdown confirmation pattern is a meandering pattern having a short repeated pitch that is likely to cause electrostatic breakdown. it can.

本発明の請求項4の発明は、請求項1ないし請求項3いずれか1項に記載のレチクルにおいて、静電破壊確認用パターンは、鋭角のコーナー部を有する蛇行状のパターンであることを特徴とするレチクルとしたものである。   According to a fourth aspect of the present invention, in the reticle according to any one of the first to third aspects, the electrostatic breakdown confirmation pattern is a meandering pattern having acute corner portions. And a reticle.

本発明のレチクルは、さらに静電破壊確認用パターンが、静電破壊の起こり易い鋭角のコーナー部を有する蛇行状のパターンとすることで、さらに静電破壊が発生し易く、検査を確実に実施できる。   In the reticle of the present invention, the pattern for confirming electrostatic breakdown is a meandering pattern having sharp corners where electrostatic breakdown is likely to occur. it can.

本発明の請求項1に係るレチクルによれば、レチクルを使用する前に、テスター等の通電確認装置を用いて、静電破壊確認用パターンの通電状態を確認することにより、レチクルの回路パターンの静電破壊の有無を監視することができる。   According to the reticle of the first aspect of the present invention, before using the reticle, by confirming the energization state of the electrostatic breakdown confirmation pattern using an energization confirmation device such as a tester, The presence or absence of electrostatic breakdown can be monitored.

本発明の請求項2、請求項3、請求項4に係るレチクルによれば、さらに確実に、レチクルの回路パターンの静電破壊の有無を監視することができる。   According to the reticles according to the second, third, and fourth aspects of the present invention, it is possible to more reliably monitor the presence or absence of electrostatic breakdown of the circuit pattern of the reticle.

以下本発明の実施するための最良の形態につき説明する。   The best mode for carrying out the present invention will be described below.

本発明のレチクルは、転写有効領域の外側に、直接に通電状態を確認することが可能である形状を有する静電破壊確認用パターンを設けている。図1は、本発明のレチクルの実施の形態例を平面で見た模式説明図である。レチクルA上の転写有効領域1と周辺導電部5との間に、転写有効領域1を囲む様にリング状に絶縁領域が設けられている。絶縁領域上には静電破壊確認用の導電パターン3が略リング上に形成されており、このパターン3で絶縁領域は絶縁リング2−1、2−2に2分割されている。導電パターン3は1箇所分断されており、分断されたそれぞれの端部に導電パッド4−1、4−2が接続されている(図1(b))。導電パッドのうち片方については、分断された導電パターンの一方の端部を導電線で周辺導電部と接続し、これをパッドとしても良い。   In the reticle of the present invention, an electrostatic breakdown confirmation pattern having a shape capable of directly confirming the energized state is provided outside the effective transfer area. FIG. 1 is a schematic explanatory view of an embodiment of a reticle according to the present invention viewed in a plane. An insulating region is provided in a ring shape between the effective transfer region 1 on the reticle A and the peripheral conductive portion 5 so as to surround the effective transfer region 1. A conductive pattern 3 for confirming electrostatic breakdown is formed on a substantially ring on the insulating region, and in this pattern 3, the insulating region is divided into insulating rings 2-1 and 2-2. The conductive pattern 3 is divided at one place, and conductive pads 4-1 and 4-2 are connected to the divided ends (FIG. 1 (b)). For one of the conductive pads, one end portion of the divided conductive pattern may be connected to the peripheral conductive portion with a conductive line, and this may be used as a pad.

導電パターンおよび導電線の線幅は、静電破壊が発生しやすいようにするために、回路
内の有効最小線幅以下としている。また、導電パターンは、少なくともその一部の領域が、ピッチの短い繰り返し形状の蛇行状のパターンで形成されていることが好ましく(図1(c)c1)、さらに90°以下の鋭角のコーナー部を有する蛇行状のパターンが好ましい(図1(c)c2)。
The line widths of the conductive pattern and the conductive line are set to be equal to or smaller than the effective minimum line width in the circuit so that electrostatic breakdown is likely to occur. In addition, it is preferable that at least a part of the conductive pattern is formed in a meandering pattern having a repetitive shape with a short pitch (FIG. 1 (c) c 1), and an acute corner portion of 90 ° or less. A serpentine pattern having the following is preferable (FIG. 1 (c) c2).

本例のレチクルは以上のような構成であり、使用者は、レチクルA使用前にテスター等を導電パッド4−1、4−2に当てることにより、通電を確認する。通電状態のときは、導電パターン3は静電破壊を起こしておらず、それは導電パターン3より太い線幅を持つ有効領域1内のパターンが静電破壊を起こしていないことを意味する。また、通電が確認できないときは、導電パターン3が静電破壊により断線しており、これは静電破壊を起こす環境でレチクルAを使用していることを意味し、有効領域1内のパターンが断線している可能性があることを示すものである。   The reticle of this example is configured as described above, and the user confirms energization by applying a tester or the like to the conductive pads 4-1 and 4-2 before using the reticle A. In the energized state, the conductive pattern 3 does not cause electrostatic breakdown, which means that the pattern in the effective region 1 having a line width larger than that of the conductive pattern 3 does not cause electrostatic breakdown. Further, when energization cannot be confirmed, the conductive pattern 3 is disconnected due to electrostatic breakdown, which means that the reticle A is used in an environment causing electrostatic breakdown, and the pattern in the effective area 1 is This indicates that there is a possibility of disconnection.

以上の例のように導電パターンおよび導電線は、静電破壊が発生しやすいようにするために、回路内の有効最小線幅以下であり、且つ90°以下の鋭角なパターンを含むことが好ましいが、導電パターン、導電線ともに、その形状、線幅、長さは使用状況に応じて決めてよい。また本例のように、テスター等の通電確認装置のプロ−ブを接触させるための導電パッドを導電パターンに設けることが好ましい。この導電パッドは、テスターの形状等を考慮して、全て同じ位置に設置することが好ましいが、位置は使用状況により任意に決めてよい。また、任意の機会にテスター等により、導電パターンの両端部にある導電パッドの間の通電状態を検査することで、導電パターンに静電破壊が発生しているか否かの検査を簡便に行なうことができる。この導電パターンの通電が確認されない場合は、静電破壊により導電パターンが破損していることが容易に考えられる。そのため、それはレチクルの使用環境が静電破壊を起こす可能性があることを示唆するものである。また、導電パターンを内側絶縁リングの外側に設けることにより、転写有効領域内の回路パターンに影響を与えることなく、本検査を行なうことができるため、半導体集積回路等の製品の製造に使用するレチクルに適用することが可能となり、容易に検査することができる。   As in the above example, it is preferable that the conductive pattern and the conductive line include an acute pattern that is equal to or smaller than the effective minimum line width in the circuit and is 90 ° or smaller in order to easily cause electrostatic breakdown. However, the shape, line width, and length of both the conductive pattern and the conductive line may be determined according to the use situation. Further, as in this example, it is preferable to provide a conductive pattern on the conductive pattern for contacting the probe of an energization confirmation device such as a tester. The conductive pads are preferably installed at the same position in consideration of the shape of the tester and the like, but the positions may be arbitrarily determined depending on the use situation. In addition, it is possible to easily check whether or not electrostatic breakdown has occurred in the conductive pattern by inspecting the energization state between the conductive pads at both ends of the conductive pattern with a tester or the like at any occasion. Can do. If energization of this conductive pattern is not confirmed, it is easily considered that the conductive pattern is damaged due to electrostatic breakdown. Therefore, it suggests that the environment in which the reticle is used may cause electrostatic breakdown. In addition, by providing the conductive pattern outside the inner insulating ring, this inspection can be performed without affecting the circuit pattern in the transfer effective region. Therefore, the reticle used for the manufacture of products such as semiconductor integrated circuits. And can be easily inspected.

なお、本発明のレチクルは、半導体製造に限られるものでは無く、表面弾性波フィルタ、磁気ヘッド用素子、光素子などリソグラフィ技術に用いられるレチクルにも使用される。   The reticle of the present invention is not limited to semiconductor manufacturing, but is also used for reticles used in lithography techniques such as surface acoustic wave filters, magnetic head elements, and optical elements.

本発明のレチクルの実施の形態例を平面で見た模式説明図で、(a)は全体を平面で見た模式説明図、(b)はパッドと導電パターンを拡大し平面で見た模式説明図、(c)は導電パターンの例を一部分を拡大し平面で見た模式説明図である。BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a schematic explanatory view of an embodiment of a reticle according to the present invention viewed in plan, (a) is a schematic explanatory view of the whole viewed in plan, and (b) is a schematic description of a pad and a conductive pattern enlarged and viewed in plan FIG. 4C is a schematic explanatory view in which a part of an example of the conductive pattern is enlarged and viewed in a plane.

符号の説明Explanation of symbols

1・・・・・有効領域
2−1・・・絶縁リング
2−2・・・絶縁リング
3・・・・・導電パターン
4−1・・・導電パッド
4−2・・・導電パッド
5・・・・・周辺導電部
DESCRIPTION OF SYMBOLS 1 ... Effective area | region 2-1 ... Insulation ring 2-2 ... Insulation ring 3 ... Conductive pattern 4-1 ... Conductive pad 4-2 ... Conductive pad 5 .... Peripheral conductive parts

Claims (4)

転写有効領域の外側にあり、かつ直接に通電状態を確認することが可能である転写有効領域を囲んだリング状絶縁領域にリング状の形状を有する静電破壊確認用パターンを具備することを特徴とするレチクル。 It is provided with a pattern for confirming electrostatic breakdown having a ring shape in a ring-shaped insulating region that is outside the effective transfer region and encloses the effective transfer region that can directly check the energized state. Reticle. 請求項1に記載のレチクルにおいて、静電破壊確認用パターンの線幅は、転写有効領域に形成された回路パターンに存在する最小線の幅より狭い線幅であることを特徴とするレチクル。   2. The reticle according to claim 1, wherein the line width of the electrostatic breakdown confirmation pattern is narrower than the width of the minimum line existing in the circuit pattern formed in the transfer effective region. 請求項1あるいは請求項2に記載のレチクルにおいて、静電破壊確認用パターンは、ピッチの短い繰り返し形状の蛇行状のパターンであることを特徴とするレチクル。   3. The reticle according to claim 1, wherein the electrostatic breakdown confirmation pattern is a meandering pattern having a repeated shape with a short pitch. 請求項1ないし請求項3いずれか1項に記載のレチクルにおいて、静電破壊確認用パターンは、鋭角のコーナー部を有する蛇行状のパターンであることを特徴とするレチクル。
4. The reticle according to claim 1, wherein the electrostatic breakdown confirmation pattern is a meandering pattern having acute corner portions.
JP2005063435A 2005-03-08 2005-03-08 Reticle Expired - Fee Related JP4529736B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005063435A JP4529736B2 (en) 2005-03-08 2005-03-08 Reticle

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005063435A JP4529736B2 (en) 2005-03-08 2005-03-08 Reticle

Publications (2)

Publication Number Publication Date
JP2006250988A JP2006250988A (en) 2006-09-21
JP4529736B2 true JP4529736B2 (en) 2010-08-25

Family

ID=37091623

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005063435A Expired - Fee Related JP4529736B2 (en) 2005-03-08 2005-03-08 Reticle

Country Status (1)

Country Link
JP (1) JP4529736B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012155318A (en) * 2011-01-05 2012-08-16 Nikon Corp Electronic equipment and drawing method

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57196237A (en) * 1981-05-29 1982-12-02 Hitachi Ltd Pattern checking method for photomask
JPS5834731U (en) * 1981-08-28 1983-03-07 三洋電機株式会社 Electron beam exposure mask
JPH05107740A (en) * 1991-10-21 1993-04-30 Nec Corp Reticle
JP2000049081A (en) * 1998-07-31 2000-02-18 Nikon Corp Charged particle beam exposure system
JP2004088072A (en) * 2002-06-28 2004-03-18 Sony Corp Mask and inspecting method

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57196237A (en) * 1981-05-29 1982-12-02 Hitachi Ltd Pattern checking method for photomask
JPS5834731U (en) * 1981-08-28 1983-03-07 三洋電機株式会社 Electron beam exposure mask
JPH05107740A (en) * 1991-10-21 1993-04-30 Nec Corp Reticle
JP2000049081A (en) * 1998-07-31 2000-02-18 Nikon Corp Charged particle beam exposure system
JP2004088072A (en) * 2002-06-28 2004-03-18 Sony Corp Mask and inspecting method

Also Published As

Publication number Publication date
JP2006250988A (en) 2006-09-21

Similar Documents

Publication Publication Date Title
JP2010010306A (en) Semiconductor wafer measuring apparatus
JP5937665B2 (en) Self-detection method of static electricity dissipation capability of ion generator
JP2008021848A (en) Method of testing wafer and semiconductor device
JP4529736B2 (en) Reticle
JP2015142105A (en) Printed circuit board and image forming apparatus
CN105510649A (en) Probe card
JP5781064B2 (en) Detection circuit arrangement and method for identifying current path breaks
JPH05243405A (en) Carbon brush for removing static electricity
JP2006186133A (en) Device and method for inspecting semiconductor device
JP5431661B2 (en) Semiconductor integrated circuit and pattern layout method thereof
JP2005268556A (en) Wafer existence detection apparatus and transfer robot apparatus using same
JP2006351750A (en) Carrying arm and aligner having the same
TW441071B (en) Solving means for preventing the electrostatic destruction of mask
JP2009152264A (en) Probe card
JP2000131823A (en) Semiconductor reticule mask
KR200169513Y1 (en) Test board to check semiconductor device
JP7295237B2 (en) Photomask with electrostatic discharge protection
JP2006041188A (en) Method of manufacturing semiconductor device
JP5318055B2 (en) Semiconductor device and manufacturing method of semiconductor device
JP3955457B2 (en) Photomask and wafer substrate exposure method
JPH0331894A (en) Method and device for detecting short circuit between electrodes
TWI385456B (en) Active device array substrate and display panel
KR200177272Y1 (en) Burn-in board for semiconductor package inspection
JP2011119506A (en) Semiconductor device
KR100888580B1 (en) Active device embedded printed circuit board with self failure test capability

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080226

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100302

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100426

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100518

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100531

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130618

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140618

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees