JP4439685B2 - 記憶データ修正回路 - Google Patents
記憶データ修正回路 Download PDFInfo
- Publication number
- JP4439685B2 JP4439685B2 JP2000174798A JP2000174798A JP4439685B2 JP 4439685 B2 JP4439685 B2 JP 4439685B2 JP 2000174798 A JP2000174798 A JP 2000174798A JP 2000174798 A JP2000174798 A JP 2000174798A JP 4439685 B2 JP4439685 B2 JP 4439685B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- address
- correction
- circuit
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0793—Remedial or corrective actions
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Stored Programmes (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Memory System (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000174798A JP4439685B2 (ja) | 2000-06-12 | 2000-06-12 | 記憶データ修正回路 |
| US09/877,232 US6954889B2 (en) | 2000-06-12 | 2001-06-11 | Circuit for modifying stored data |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000174798A JP4439685B2 (ja) | 2000-06-12 | 2000-06-12 | 記憶データ修正回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2001351397A JP2001351397A (ja) | 2001-12-21 |
| JP2001351397A5 JP2001351397A5 (enExample) | 2005-12-22 |
| JP4439685B2 true JP4439685B2 (ja) | 2010-03-24 |
Family
ID=18676768
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000174798A Expired - Fee Related JP4439685B2 (ja) | 2000-06-12 | 2000-06-12 | 記憶データ修正回路 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6954889B2 (enExample) |
| JP (1) | JP4439685B2 (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2006063118A2 (en) * | 2004-12-07 | 2006-06-15 | Pure Networks, Inc. | Network management |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS55134459A (en) * | 1979-04-06 | 1980-10-20 | Hitachi Ltd | Data processing system |
| JPS6246357A (ja) * | 1985-08-23 | 1987-02-28 | Hitachi Vlsi Eng Corp | 半導体記憶装置 |
| JPH0770237B2 (ja) | 1987-08-28 | 1995-07-31 | 日本電気株式会社 | マスクrom読出しデ−タの一部修正回路 |
| US5301281A (en) * | 1991-06-26 | 1994-04-05 | Ast Research, Inc. | Method and apparatus for expanding a backplane interconnecting bus in a multiprocessor computer system without additional byte select signals |
| US5574926A (en) | 1993-03-11 | 1996-11-12 | Olympus Optical Co., Ltd. | One-chip microcomputer system having function for substantially correcting contents of program |
| US5377338A (en) * | 1993-10-12 | 1994-12-27 | Wang Laboratories, Inc. | Apparatus and methods for reducing numbers of read-modify-write cycles to a memory, and for improving DMA efficiency |
| TW400469B (en) * | 1997-07-08 | 2000-08-01 | Winbond Electronics Corp | Device capable of fixing programs in embedded microprocessor |
| JPH1139213A (ja) | 1997-07-16 | 1999-02-12 | Mitsubishi Electric Corp | マイクロコンピュータ |
-
2000
- 2000-06-12 JP JP2000174798A patent/JP4439685B2/ja not_active Expired - Fee Related
-
2001
- 2001-06-11 US US09/877,232 patent/US6954889B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2001351397A (ja) | 2001-12-21 |
| US6954889B2 (en) | 2005-10-11 |
| US20020049935A1 (en) | 2002-04-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5644699A (en) | Memory apparatus and data processor using the same | |
| US4542453A (en) | Program patching in microcomputer | |
| JP3592230B2 (ja) | データ処理装置 | |
| JPH0799498B2 (ja) | 誤りのあるマイクロ命令を訂正する装置 | |
| US5701506A (en) | Microcomputer having ROM program which can be altered | |
| JPH04233640A (ja) | メモリ拡張スキームを切り替える疑似直線バンクを有するマイクロコントローラ | |
| JPS6044699B2 (ja) | 特殊アドレス発生装置 | |
| US7162563B2 (en) | Semiconductor integrated circuit having changeable bus width of external data signal | |
| US8484520B2 (en) | Processor capable of determining ECC errors | |
| US5870601A (en) | Data processing apparatus and method for correcting faulty microcode in a ROM device via a flag microinstruction in a RAM device including corrected microcode | |
| JP3616402B2 (ja) | 拡張可能なレジスタを提供するデータ処理システムおよびその方法 | |
| JP4439685B2 (ja) | 記憶データ修正回路 | |
| KR100717110B1 (ko) | 롬 데이터 패치 회로, 이를 포함하는 임베디드 시스템 및롬 데이터 패치 방법 | |
| ES2350501T3 (es) | Mecanismo de fusible configurable para implementar parches de microcódigos. | |
| US7007172B2 (en) | Modified Harvard architecture processor having data memory space mapped to program memory space with erroneous execution protection | |
| JP3030297B2 (ja) | コンピュ―タ・システム | |
| ES2348817T3 (es) | Mecanismo de expansiã“n de parche de microcã“digo. | |
| US5142630A (en) | System for calculating branch destination address based upon address mode bit in operand before executing an instruction which changes the address mode and branching | |
| JPH03186927A (ja) | マイクロコンピュータのプログラム変更装置 | |
| JPS61214029A (ja) | 命令先取りバツフア | |
| JPS61500992A (ja) | コンピュ−タシステムにおける、またはそれに関する改良 | |
| US20070106884A1 (en) | Hybrid memory system for a microcontroller | |
| JP3030298B2 (ja) | コンピュ―タ・システム | |
| JP3588951B2 (ja) | マイクロコンピュータのプログラム変更装置 | |
| JP3022608B2 (ja) | マイクロコンピュータのプログラム変更装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20051107 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20051107 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080501 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20081104 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20091208 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20100106 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130115 Year of fee payment: 3 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| LAPS | Cancellation because of no payment of annual fees |