JP4430671B2 - データドリブン型アーキテクチャメッシュアレイ中のメモリアクセスデバイス制御 - Google Patents
データドリブン型アーキテクチャメッシュアレイ中のメモリアクセスデバイス制御 Download PDFInfo
- Publication number
- JP4430671B2 JP4430671B2 JP2006515367A JP2006515367A JP4430671B2 JP 4430671 B2 JP4430671 B2 JP 4430671B2 JP 2006515367 A JP2006515367 A JP 2006515367A JP 2006515367 A JP2006515367 A JP 2006515367A JP 4430671 B2 JP4430671 B2 JP 4430671B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- port
- processor
- processing unit
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
- G06F9/4494—Execution paradigms, e.g. implementations of programming paradigms data driven
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
Description
Claims (3)
- データドリブン型処理方法であって、
ホストコントローラが、データドリブン型プロセッサの第1の処理ユニットに第1の命令セットを供給し、前記第1の処理ユニットに前記第1の命令セットに応じて入来データを処理させるステップと、
前記ホストコントローラが、前記データドリブン型プロセッサの第2の処理ユニットと外部メモリとの間にデータを転送するデータパスであって、前記プロセッサのメモリアクセスユニットを介して前記外部メモリに結合するデータパスを設定するステップとを有し、
前記第1の処理ユニットは、前記第1の命令セットの処理に基づき前記第1の命令セットが外部メモリとの間で読み出し及び書き込みの一方を必要とすると認識すると、その認識に応じて前記第1の処理ユニットの制御ポートを介して前記プロセッサの前記メモリアクセスユニットにアドレス情報を供給し、前記データパスを介して前記外部メモリと前記第2の処理ユニットとの間でさらなるデータの転送を可能とする方法。 - 前記第1の処理ユニットは、前記第1の命令セット中の画像処理動きベクトルを認識し、
前記さらなるデータは、前記外部メモリに書き込むものであり、前記動きベクトルに基づき前記第2の処理ユニットにより生成されたマクロブロックを含む、請求項1に記載の方法。 - 前記第1の処理ユニットは、前記メモリアクセスユニットに前記転送が読み出し及び書き込みの一方であることの表示を提供する、請求項1に記載の方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/611,377 US7827386B2 (en) | 2003-06-30 | 2003-06-30 | Controlling memory access devices in a data driven architecture mesh array |
PCT/US2004/019613 WO2005006208A2 (en) | 2003-06-30 | 2004-06-18 | Controlling memory access devices in a data driven architecture mesh array |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009169418A Division JP5301381B2 (ja) | 2003-06-30 | 2009-07-17 | データドリブン型アーキテクチャメッシュアレイ中のメモリアクセスデバイス制御 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007524142A JP2007524142A (ja) | 2007-08-23 |
JP4430671B2 true JP4430671B2 (ja) | 2010-03-10 |
Family
ID=33541305
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006515367A Expired - Fee Related JP4430671B2 (ja) | 2003-06-30 | 2004-06-18 | データドリブン型アーキテクチャメッシュアレイ中のメモリアクセスデバイス制御 |
JP2009169418A Expired - Fee Related JP5301381B2 (ja) | 2003-06-30 | 2009-07-17 | データドリブン型アーキテクチャメッシュアレイ中のメモリアクセスデバイス制御 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009169418A Expired - Fee Related JP5301381B2 (ja) | 2003-06-30 | 2009-07-17 | データドリブン型アーキテクチャメッシュアレイ中のメモリアクセスデバイス制御 |
Country Status (8)
Country | Link |
---|---|
US (1) | US7827386B2 (ja) |
EP (1) | EP1639496A2 (ja) |
JP (2) | JP4430671B2 (ja) |
KR (1) | KR100818818B1 (ja) |
CN (1) | CN100452018C (ja) |
MY (1) | MY147182A (ja) |
TW (1) | TWI266997B (ja) |
WO (1) | WO2005006208A2 (ja) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9330060B1 (en) * | 2003-04-15 | 2016-05-03 | Nvidia Corporation | Method and device for encoding and decoding video image data |
KR100640885B1 (ko) * | 2004-01-27 | 2006-11-02 | 엘지전자 주식회사 | 듀얼 비디오 디코딩을 위한 비디오 버퍼 제어 장치 |
US8731071B1 (en) | 2005-12-15 | 2014-05-20 | Nvidia Corporation | System for performing finite input response (FIR) filtering in motion estimation |
KR100874169B1 (ko) | 2007-02-02 | 2008-12-15 | 엠텍비젼 주식회사 | 프로세서간 커맨드를 직접 전달하는 듀얼 포트 메모리 및이를 수행하기 위한 방법 |
US8756482B2 (en) | 2007-05-25 | 2014-06-17 | Nvidia Corporation | Efficient encoding/decoding of a sequence of data frames |
US9118927B2 (en) | 2007-06-13 | 2015-08-25 | Nvidia Corporation | Sub-pixel interpolation and its application in motion compensated encoding of a video signal |
US7669036B2 (en) * | 2007-06-14 | 2010-02-23 | Qualcomm Incorporated | Direct path monitoring by primary processor to each status register in pipeline chained secondary processors for task allocation via downstream communication |
US8873625B2 (en) | 2007-07-18 | 2014-10-28 | Nvidia Corporation | Enhanced compression in representing non-frame-edge blocks of image frames |
JP2009140062A (ja) * | 2007-12-04 | 2009-06-25 | Hitachi Ltd | ストレージ装置とストレージシステム及びパス情報設定方法 |
US8078829B2 (en) * | 2007-12-12 | 2011-12-13 | Itt Manufacturing Enterprises, Inc. | Scaleable array of micro-engines for waveform processing |
EP2304577B1 (en) * | 2008-05-27 | 2018-07-04 | Stillwater Supercomputing, Inc. | Execution engine |
US9501448B2 (en) | 2008-05-27 | 2016-11-22 | Stillwater Supercomputing, Inc. | Execution engine for executing single assignment programs with affine dependencies |
KR101849702B1 (ko) | 2011-07-25 | 2018-04-17 | 삼성전자주식회사 | 외부 인트린직 인터페이스 |
US9330028B2 (en) * | 2014-03-27 | 2016-05-03 | Intel Corporation | Instruction and logic for a binary translation mechanism for control-flow security |
JP6503945B2 (ja) | 2015-07-13 | 2019-04-24 | 富士通株式会社 | 情報処理装置、並列計算機システム、ファイルサーバ通信プログラム及びファイルサーバ通信方法 |
US10437483B2 (en) * | 2015-12-17 | 2019-10-08 | Samsung Electronics Co., Ltd. | Computing system with communication mechanism and method of operation thereof |
GB201607981D0 (en) * | 2016-05-06 | 2016-06-22 | Vicentra B V | Communication handling |
KR20180061557A (ko) * | 2016-11-29 | 2018-06-08 | 삼성전자주식회사 | 컨트롤러 및 컨트롤러와 불휘발성 메모리 장치들을 포함하는 스토리지 장치 |
KR102400105B1 (ko) * | 2017-07-25 | 2022-05-19 | 삼성전자주식회사 | 리플 보상기, 이를 포함하는 데이터 구동 회로 및 반도체 장치 |
EP3921739A4 (en) * | 2019-02-06 | 2023-02-15 | Fermat International, Inc.. | ANALYTICS, ALGORITHM ARCHITECTURE AND DATA PROCESSING SYSTEM AND PROCEDURES |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0646412B2 (ja) * | 1987-07-29 | 1994-06-15 | 日本電気株式会社 | デ−タフロ−プロセツサ |
JPH0646413B2 (ja) * | 1987-08-10 | 1994-06-15 | 日本電気株式会社 | デ−タ処理プロセッサ |
JPH01320564A (ja) | 1988-06-23 | 1989-12-26 | Hitachi Ltd | 並列処理装置 |
US5522083A (en) * | 1989-11-17 | 1996-05-28 | Texas Instruments Incorporated | Reconfigurable multi-processor operating in SIMD mode with one processor fetching instructions for use by remaining processors |
DE58908974D1 (de) * | 1989-11-21 | 1995-03-16 | Itt Ind Gmbh Deutsche | Datengesteuerter Arrayprozessor. |
JP2766404B2 (ja) * | 1991-02-12 | 1998-06-18 | 三菱電機株式会社 | データ駆動形マイクロプロセッサ |
US5586281A (en) * | 1992-10-27 | 1996-12-17 | Sharp Kabushiki Kaisha | Data driven type information processing apparatus |
JP3230898B2 (ja) * | 1993-06-02 | 2001-11-19 | シャープ株式会社 | データ駆動型情報処理システム |
US6073185A (en) * | 1993-08-27 | 2000-06-06 | Teranex, Inc. | Parallel data processor |
JP3308770B2 (ja) * | 1994-07-22 | 2002-07-29 | 三菱電機株式会社 | 情報処理装置および情報処理装置における計算方法 |
JPH08249306A (ja) * | 1995-03-09 | 1996-09-27 | Sharp Corp | データ駆動型情報処理装置 |
FR2770665B1 (fr) * | 1997-11-06 | 2002-12-20 | Alsthom Cge Alkatel | Dispositif d'echange entre unites de traitement d'informations a processeurs interconnectes par un bus commun |
US6173388B1 (en) * | 1998-04-09 | 2001-01-09 | Teranex Inc. | Directly accessing local memories of array processors for improved real-time corner turning processing |
US6260082B1 (en) | 1998-12-23 | 2001-07-10 | Bops, Inc. | Methods and apparatus for providing data transfer control |
DE60109699T2 (de) * | 2000-09-27 | 2005-09-08 | Texas Instruments Inc., Dallas | Gerät und Verfahren zum Signalgruppenaustausch zwischen mehreren Teilen in einer Einrichtung zur digitalen Signalverarbeitung der eine Direktspeicherzugriffssteuerung enthält |
US7178009B2 (en) | 2001-04-04 | 2007-02-13 | Intel Corporation | Different register data indicators for each of a plurality of central processing units |
US6754763B2 (en) * | 2001-07-30 | 2004-06-22 | Axis Systems, Inc. | Multi-board connection system for use in electronic design automation |
US7889951B2 (en) | 2003-06-19 | 2011-02-15 | Intel Corporation | Processor to processor communication in a data driven architecture |
US20040257372A1 (en) | 2003-06-19 | 2004-12-23 | Lippincott Louis A. | Communication ports in a data driven architecture |
-
2003
- 2003-06-30 US US10/611,377 patent/US7827386B2/en not_active Expired - Fee Related
-
2004
- 2004-06-17 MY MYPI20042356A patent/MY147182A/en unknown
- 2004-06-18 CN CNB2004800183257A patent/CN100452018C/zh not_active Expired - Fee Related
- 2004-06-18 WO PCT/US2004/019613 patent/WO2005006208A2/en active Application Filing
- 2004-06-18 KR KR1020057025277A patent/KR100818818B1/ko not_active IP Right Cessation
- 2004-06-18 JP JP2006515367A patent/JP4430671B2/ja not_active Expired - Fee Related
- 2004-06-18 EP EP04755654A patent/EP1639496A2/en not_active Withdrawn
- 2004-06-24 TW TW093118282A patent/TWI266997B/zh not_active IP Right Cessation
-
2009
- 2009-07-17 JP JP2009169418A patent/JP5301381B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
KR20060040610A (ko) | 2006-05-10 |
JP2009238252A (ja) | 2009-10-15 |
JP5301381B2 (ja) | 2013-09-25 |
EP1639496A2 (en) | 2006-03-29 |
CN1813250A (zh) | 2006-08-02 |
US20040268088A1 (en) | 2004-12-30 |
CN100452018C (zh) | 2009-01-14 |
WO2005006208A2 (en) | 2005-01-20 |
MY147182A (en) | 2012-11-14 |
US7827386B2 (en) | 2010-11-02 |
KR100818818B1 (ko) | 2008-04-02 |
TWI266997B (en) | 2006-11-21 |
JP2007524142A (ja) | 2007-08-23 |
WO2005006208A3 (en) | 2005-10-27 |
TW200506640A (en) | 2005-02-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5301381B2 (ja) | データドリブン型アーキテクチャメッシュアレイ中のメモリアクセスデバイス制御 | |
US7363396B2 (en) | Supercharge message exchanger | |
US7802025B2 (en) | DMA engine for repeating communication patterns | |
US20090089515A1 (en) | Memory Controller for Performing Memory Block Initialization and Copy | |
US20090235047A1 (en) | Computer system for electronic data processing | |
EP1535169B1 (en) | Improved inter-processor communication system for communication between processors | |
US20230004398A1 (en) | Asynchronous pipeline merging using long vector arbitration | |
US8046506B2 (en) | FIFO system and operating method thereof | |
CN116880773A (zh) | 一种内存扩展装置及数据处理方法、系统 | |
US11482264B2 (en) | Memory module adapted to implementing computing functions | |
JP2004062900A (ja) | バス帯域幅を増加させるためのメモリコントローラ、これを利用したデータ伝送方法及びこれを備えるコンピュータシステム | |
US8139601B2 (en) | Token protocol | |
US8756356B2 (en) | Pipe arbitration using an arbitration circuit to select a control circuit among a plurality of control circuits and by updating state information with a data transfer of a predetermined size | |
US20090013331A1 (en) | Token protocol | |
US20080052429A1 (en) | Off-board computational resources | |
WO2022227563A1 (zh) | 一种硬件电路、数据搬移方法、芯片和电子设备 | |
JPH10334037A (ja) | 通信dma装置 | |
CN111126586A (zh) | 数据通信电路、电子设备和数据通信方法 | |
WO2008027115A2 (en) | Off-board computational resources | |
CN115328832B (zh) | 一种基于pcie dma的数据调度系统与方法 | |
CN117908959A (zh) | 用于执行原子操作的方法及其相关产品 | |
JPH05233440A (ja) | バッファ機能を備えたデータ転送方式 | |
JP2869100B2 (ja) | 並列計算機の要素プロセッサ | |
CN117851313A (zh) | 一种适用于片上网络架构芯片的dma控制系统 | |
JPH0926945A (ja) | 情報処理装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080909 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20081204 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20081211 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20090108 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20090116 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090209 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090317 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20090616 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20090623 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090717 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20091124 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20091217 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121225 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4430671 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121225 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131225 Year of fee payment: 4 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |