JP4353052B2 - 半導体集積回路 - Google Patents
半導体集積回路 Download PDFInfo
- Publication number
- JP4353052B2 JP4353052B2 JP2004290890A JP2004290890A JP4353052B2 JP 4353052 B2 JP4353052 B2 JP 4353052B2 JP 2004290890 A JP2004290890 A JP 2004290890A JP 2004290890 A JP2004290890 A JP 2004290890A JP 4353052 B2 JP4353052 B2 JP 4353052B2
- Authority
- JP
- Japan
- Prior art keywords
- transmission
- transition
- data
- state
- configuration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/0003—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
- H04B1/40—Circuits
- H04B1/403—Circuits using the same oscillator for generating both the transmitter frequency and the receiver local oscillator frequency
- H04B1/406—Circuits using the same oscillator for generating both the transmitter frequency and the receiver local oscillator frequency with more than one transmission mode, e.g. analog and digital modes
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Mobile Radio Communication Systems (AREA)
- Transceivers (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004290890A JP4353052B2 (ja) | 2004-10-04 | 2004-10-04 | 半導体集積回路 |
| US11/240,618 US7756505B2 (en) | 2004-10-04 | 2005-10-03 | Semiconductor integrated circuit and a software radio device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004290890A JP4353052B2 (ja) | 2004-10-04 | 2004-10-04 | 半導体集積回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2006108953A JP2006108953A (ja) | 2006-04-20 |
| JP2006108953A5 JP2006108953A5 (https=) | 2008-06-19 |
| JP4353052B2 true JP4353052B2 (ja) | 2009-10-28 |
Family
ID=36126182
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004290890A Expired - Fee Related JP4353052B2 (ja) | 2004-10-04 | 2004-10-04 | 半導体集積回路 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US7756505B2 (https=) |
| JP (1) | JP4353052B2 (https=) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102007022970A1 (de) | 2007-05-16 | 2008-11-20 | Rohde & Schwarz Gmbh & Co. Kg | Verfahren und Vorrichtung zur dynamischen Rekonfiguration eines Funkkommunikationssystems |
| US8103213B2 (en) * | 2008-09-03 | 2012-01-24 | Nokia Corporation | Software-defined radio configuration |
| CN102034063A (zh) * | 2009-09-28 | 2011-04-27 | 西门子(中国)有限公司 | 调整连续波传输时间的方法及读写器 |
| EP4024754A1 (en) * | 2020-12-30 | 2022-07-06 | Nagravision Sàrl | Communication system including devices with sdr chip |
Family Cites Families (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH1122043A (ja) | 1997-07-07 | 1999-01-26 | Doukin Kk | 建物用自然換気装置 |
| US6108529A (en) * | 1998-02-01 | 2000-08-22 | Bae Systems Aerospace Electronics Inc. | Radio system including FET mixer device and square-wave drive switching circuit and method therefor |
| JP3674515B2 (ja) * | 2000-02-25 | 2005-07-20 | 日本電気株式会社 | アレイ型プロセッサ |
| EP1172927B1 (en) * | 2000-07-11 | 2006-04-12 | Sony Deutschland GmbH | Quadrature demodulator using power sensors |
| US6990087B2 (en) * | 2002-04-25 | 2006-01-24 | Raytheon Company | Dynamic wireless resource utilization |
| GB2370380B (en) * | 2000-12-19 | 2003-12-31 | Picochip Designs Ltd | Processor architecture |
| US6937877B2 (en) * | 2000-12-21 | 2005-08-30 | General Electric Company | Wireless communication with a mobile asset employing dynamic configuration of a software defined radio |
| US7092733B2 (en) * | 2001-01-25 | 2006-08-15 | Kabushiki Kaisha Toshiba | Mobile radio communication apparatus capable to plurality of radio communication systems |
| US6448910B1 (en) * | 2001-03-26 | 2002-09-10 | Morpho Technologies | Method and apparatus for convolution encoding and viterbi decoding of data that utilize a configurable processor to configure a plurality of re-configurable processing elements |
| US6801777B2 (en) * | 2001-11-27 | 2004-10-05 | Intel Corporation | Device and method for intelligent wireless communication selection |
| JP3925632B2 (ja) | 2002-04-19 | 2007-06-06 | ソニー株式会社 | 通信システム、通信端末装置、サーバ装置および通信方式変更方法 |
| JP3987782B2 (ja) | 2002-10-11 | 2007-10-10 | Necエレクトロニクス株式会社 | アレイ型プロセッサ |
| JP3987783B2 (ja) | 2002-10-11 | 2007-10-10 | Necエレクトロニクス株式会社 | アレイ型プロセッサ |
| JP3987784B2 (ja) | 2002-10-30 | 2007-10-10 | Necエレクトロニクス株式会社 | アレイ型プロセッサ |
| AU2003295277A1 (en) * | 2003-12-24 | 2005-07-14 | Telefonaktiebolaget Lm Ericsson (Publ) | Multisectional bus in radio base station and method of using such a radio base station |
| US7289972B2 (en) * | 2004-06-25 | 2007-10-30 | Virginia Tech Intellectual Properties, Inc. | Cognitive radio engine based on genetic algorithms in a network |
| JP4364077B2 (ja) | 2004-06-30 | 2009-11-11 | 富士通株式会社 | 演算装置及び演算装置の制御方法 |
| JP4594666B2 (ja) | 2004-07-12 | 2010-12-08 | 富士通株式会社 | 再構成可能な演算装置 |
| US7248530B2 (en) * | 2004-10-29 | 2007-07-24 | Infineon Technologies, Ag | Integrated semiconductor memory device |
-
2004
- 2004-10-04 JP JP2004290890A patent/JP4353052B2/ja not_active Expired - Fee Related
-
2005
- 2005-10-03 US US11/240,618 patent/US7756505B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US20060073804A1 (en) | 2006-04-06 |
| US7756505B2 (en) | 2010-07-13 |
| JP2006108953A (ja) | 2006-04-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6856612B2 (ja) | 多層相互接続による分散型プロセッサを有する処理システム | |
| US9507753B2 (en) | Coarse-grained reconfigurable array based on a static router | |
| US10162379B1 (en) | System clock distribution in a distributed computing environment | |
| US7975250B2 (en) | Allocation of combined or separate data and control planes | |
| US8386752B2 (en) | Processor architecture | |
| CN110309088B (zh) | Zynq fpga芯片及其数据处理方法、存储介质 | |
| US20090248895A1 (en) | Determining A Path For Network Traffic Between Nodes In A Parallel Computer | |
| US7856246B2 (en) | Multi-cell data processor | |
| JP2004525439A (ja) | プロセッサアーキテクチャ | |
| JP2013059087A (ja) | ソフトウェア無線実装用ディジタル受信機 | |
| JP2017500810A (ja) | タイミング及び/又は性能を満たすnocチャネルの自動パイプライニング | |
| US7075914B2 (en) | Software modem architecture | |
| JP4353052B2 (ja) | 半導体集積回路 | |
| US8194678B2 (en) | Providing point to point communications among compute nodes in a global combining network of a parallel computer | |
| JP4120631B2 (ja) | 半導体集積回路 | |
| CN110837484B (zh) | Ssd主控中的raid多路处理装置及数据恢复方法 | |
| CN109933553B (zh) | 一种控制系统及其设计方法、一组控制系统、电子装置 | |
| US9053225B2 (en) | Data processing apparatus, data processing method, and storage medium | |
| US20070008907A1 (en) | Reconfigurable LSI | |
| JP2012010216A (ja) | 割込みシステム、ホスト装置、及び、周辺装置 | |
| CN109165099B (zh) | 一种电子设备、内存拷贝方法及装置 | |
| WO2008027092A1 (en) | Computer communication | |
| JP7854749B2 (ja) | ハードウエアエイディッドソフトウエアモデム | |
| JP2011511492A (ja) | 任意の通信プロトコルに従い回路にデータが出入りできるようプロセッサの入出力を処理する、マイクロプログラム制御されたマシンを含む回路 | |
| CN109902044B (zh) | 一种控制系统、一组控制系统及其设计方法、电子装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20060425 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20061113 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080428 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090302 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090414 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090611 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20090707 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20090720 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120807 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120807 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130807 Year of fee payment: 4 |
|
| LAPS | Cancellation because of no payment of annual fees |