JP4299853B2 - 集積回路フィーチャを形成するための方法およびプログラム - Google Patents
集積回路フィーチャを形成するための方法およびプログラム Download PDFInfo
- Publication number
- JP4299853B2 JP4299853B2 JP2006294951A JP2006294951A JP4299853B2 JP 4299853 B2 JP4299853 B2 JP 4299853B2 JP 2006294951 A JP2006294951 A JP 2006294951A JP 2006294951 A JP2006294951 A JP 2006294951A JP 4299853 B2 JP4299853 B2 JP 4299853B2
- Authority
- JP
- Japan
- Prior art keywords
- edge
- image transfer
- based image
- shape
- shapes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims description 55
- 238000012546 transfer Methods 0.000 claims description 111
- 230000008569 process Effects 0.000 claims description 30
- 238000013461 design Methods 0.000 claims description 10
- 238000009792 diffusion process Methods 0.000 claims description 8
- 230000007717 exclusion Effects 0.000 claims description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 4
- 229920005591 polysilicon Polymers 0.000 claims description 4
- 230000004044 response Effects 0.000 claims description 2
- 230000002349 favourable effect Effects 0.000 claims 1
- 238000000206 photolithography Methods 0.000 description 21
- 238000001459 lithography Methods 0.000 description 11
- 230000015572 biosynthetic process Effects 0.000 description 10
- 230000006870 function Effects 0.000 description 6
- 230000008901 benefit Effects 0.000 description 5
- 238000004590 computer program Methods 0.000 description 4
- 238000011960 computer-aided design Methods 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 239000007787 solid Substances 0.000 description 4
- 239000004020 conductor Substances 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000010363 phase shift Effects 0.000 description 3
- 238000004088 simulation Methods 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000008030 elimination Effects 0.000 description 2
- 238000003379 elimination reaction Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 239000012634 fragment Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000002243 precursor Substances 0.000 description 2
- 230000000717 retained effect Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 239000002904 solvent Substances 0.000 description 2
- 230000037237 body shape Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000012447 hatching Effects 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000012804 iterative process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 229920006254 polymer film Polymers 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/68—Preparation processes not covered by groups G03F1/20 - G03F1/50
- G03F1/70—Adapting basic layout or design of masks to lithographic process requirements, e.g., second iteration correction of mask patterns for imaging
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Preparing Plates And Mask In Photomechanical Process (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/164,076 US7346887B2 (en) | 2005-11-09 | 2005-11-09 | Method for fabricating integrated circuit features |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2007133395A JP2007133395A (ja) | 2007-05-31 |
| JP2007133395A5 JP2007133395A5 (enExample) | 2008-12-18 |
| JP4299853B2 true JP4299853B2 (ja) | 2009-07-22 |
Family
ID=38005232
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006294951A Expired - Fee Related JP4299853B2 (ja) | 2005-11-09 | 2006-10-30 | 集積回路フィーチャを形成するための方法およびプログラム |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7346887B2 (enExample) |
| JP (1) | JP4299853B2 (enExample) |
| CN (1) | CN1963666B (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090004573A1 (en) * | 2007-06-29 | 2009-01-01 | Aton Thomas J | System and method for making photomasks |
| US7818711B2 (en) * | 2007-06-29 | 2010-10-19 | Texas Instruments Incorporated | System and method for making photomasks |
| JP4789158B2 (ja) * | 2008-08-18 | 2011-10-12 | 株式会社東芝 | 半導体装置の製造方法、及び半導体装置 |
| US20100127331A1 (en) * | 2008-11-26 | 2010-05-27 | Albert Ratnakumar | Asymmetric metal-oxide-semiconductor transistors |
| US8455364B2 (en) * | 2009-11-06 | 2013-06-04 | International Business Machines Corporation | Sidewall image transfer using the lithographic stack as the mandrel |
| US8716133B2 (en) | 2012-08-23 | 2014-05-06 | International Business Machines Corporation | Three photomask sidewall image transfer method |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4919768A (en) | 1989-09-22 | 1990-04-24 | Shipley Company Inc. | Electroplating process |
| US5342501A (en) | 1989-11-21 | 1994-08-30 | Eric F. Harnden | Method for electroplating metal onto a non-conductive substrate treated with basic accelerating solutions for metal plating |
| US6576976B2 (en) | 1997-01-03 | 2003-06-10 | Integrated Device Technology, Inc. | Semiconductor integrated circuit with an insulation structure having reduced permittivity |
| US6083275A (en) * | 1998-01-09 | 2000-07-04 | International Business Machines Corporation | Optimized phase shift design migration |
| AT405842B (de) | 1998-06-19 | 1999-11-25 | Miba Gleitlager Ag | Verfahren zum aufbringen einer metallischen schicht auf eine polymeroberfläche eines werkstückes |
| US6440839B1 (en) | 1999-08-18 | 2002-08-27 | Advanced Micro Devices, Inc. | Selective air gap insulation |
| MY128644A (en) | 2000-08-31 | 2007-02-28 | Georgia Tech Res Inst | Fabrication of semiconductor devices with air gaps for ultra low capacitance interconnections and methods of making same |
| US6660154B2 (en) | 2000-10-25 | 2003-12-09 | Shipley Company, L.L.C. | Seed layer |
| US6653231B2 (en) | 2001-03-28 | 2003-11-25 | Advanced Micro Devices, Inc. | Process for reducing the critical dimensions of integrated circuit device features |
| US6609245B2 (en) * | 2001-11-29 | 2003-08-19 | International Business Machines Corporation | Priority coloring for VLSI designs |
| US6713396B2 (en) | 2002-04-29 | 2004-03-30 | Hewlett-Packard Development Company, L.P. | Method of fabricating high density sub-lithographic features on a substrate |
| AU2003256531A1 (en) * | 2002-07-12 | 2004-02-02 | Cadence Design Systems, Inc. | Method and system for context-specific mask writing |
| US6901576B2 (en) * | 2002-11-20 | 2005-05-31 | International Business Machines Corporation | Phase-width balanced alternating phase shift mask design |
| US7100134B2 (en) * | 2003-08-18 | 2006-08-29 | Aprio Technologies, Inc. | Method and platform for integrated physical verifications and manufacturing enhancements |
-
2005
- 2005-11-09 US US11/164,076 patent/US7346887B2/en not_active Expired - Fee Related
-
2006
- 2006-10-30 JP JP2006294951A patent/JP4299853B2/ja not_active Expired - Fee Related
- 2006-10-31 CN CN2006101429433A patent/CN1963666B/zh not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2007133395A (ja) | 2007-05-31 |
| US20070106972A1 (en) | 2007-05-10 |
| US7346887B2 (en) | 2008-03-18 |
| CN1963666A (zh) | 2007-05-16 |
| CN1963666B (zh) | 2010-05-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12423498B2 (en) | Semiconductor device | |
| US6516459B1 (en) | Integrated circuit design correction using fragment correspondence | |
| US7367009B2 (en) | Convergence technique for model-based optical and process correction | |
| Liebmann et al. | TCAD development for lithography resolution enhancement | |
| US8214770B2 (en) | Multilayer OPC for design aware manufacturing | |
| KR20200050419A (ko) | 필러 셀 영역을 갖는 반도체 디바이스, 레이아웃 다이어그램을 생성하는 방법 및 그 시스템 | |
| US20100183961A1 (en) | Integrated circuit layout design | |
| CN101589391B (zh) | 合并光刻掩膜的次分辨率辅助特征 | |
| US11983475B2 (en) | Method for manufacturing a cell having pins and semiconductor device based on same | |
| Liebmann | Resolution enhancement techniques in optical lithography: It's not just a mask problem | |
| US20250357322A1 (en) | Diagonal via structure | |
| US11763057B2 (en) | Critical dimension uniformity | |
| US20200104447A1 (en) | Routing-resource-improving method of generating layout diagram and system for same | |
| US20240370626A1 (en) | Circuit Layout | |
| US6738958B2 (en) | Modifying a hierarchical representation of a circuit to process composite gates | |
| US20250328717A1 (en) | Variable tracks and non-default rule routing | |
| Kahng et al. | New graph bipartizations for double-exposure, bright field alternating phase-shift mask layout | |
| CN112736027A (zh) | 具有约束金属线布置的集成电路 | |
| JP4299853B2 (ja) | 集積回路フィーチャを形成するための方法およびプログラム | |
| Kahng et al. | Revisiting the layout decomposition problem for double patterning lithography | |
| KR102459558B1 (ko) | 매립된 전도성 핑거를 포함하는 반도체 디바이스 및 그 제조 방법 | |
| JP2001013670A (ja) | 近接補正方法および装置 | |
| JP5340534B2 (ja) | 集積回路のためのマスク・レイアウト設計方法およびプログラムならびに集積回路のマスク・レイアウトの最適化方法 | |
| Haffner et al. | Mastering double exposure process window aware OPC by means of virtual targets | |
| Liebmann et al. | Enabling the 70-nm technology node with 193-nm altPSM lithography |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20081031 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20081031 |
|
| A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20081031 |
|
| A975 | Report on accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A971005 Effective date: 20081125 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20081216 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090316 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20090414 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20090417 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120424 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120424 Year of fee payment: 3 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120424 Year of fee payment: 3 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120424 Year of fee payment: 3 |
|
| S202 | Request for registration of non-exclusive licence |
Free format text: JAPANESE INTERMEDIATE CODE: R315201 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130424 Year of fee payment: 4 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130424 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140424 Year of fee payment: 5 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |