JP4142059B2 - 積分回路 - Google Patents

積分回路 Download PDF

Info

Publication number
JP4142059B2
JP4142059B2 JP2006108672A JP2006108672A JP4142059B2 JP 4142059 B2 JP4142059 B2 JP 4142059B2 JP 2006108672 A JP2006108672 A JP 2006108672A JP 2006108672 A JP2006108672 A JP 2006108672A JP 4142059 B2 JP4142059 B2 JP 4142059B2
Authority
JP
Japan
Prior art keywords
circuit
input terminal
operational amplifier
inverting input
output terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006108672A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006222988A5 (enExample
JP2006222988A (ja
Inventor
敏夫 室田
利彦 濱▲崎▼
Original Assignee
日本バーブラウン株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本バーブラウン株式会社 filed Critical 日本バーブラウン株式会社
Priority to JP2006108672A priority Critical patent/JP4142059B2/ja
Publication of JP2006222988A publication Critical patent/JP2006222988A/ja
Publication of JP2006222988A5 publication Critical patent/JP2006222988A5/ja
Application granted granted Critical
Publication of JP4142059B2 publication Critical patent/JP4142059B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
JP2006108672A 2006-04-11 2006-04-11 積分回路 Expired - Fee Related JP4142059B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006108672A JP4142059B2 (ja) 2006-04-11 2006-04-11 積分回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006108672A JP4142059B2 (ja) 2006-04-11 2006-04-11 積分回路

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP23647496A Division JP3813256B2 (ja) 1996-09-06 1996-09-06 関数演算回路用の波形整形回路

Publications (3)

Publication Number Publication Date
JP2006222988A JP2006222988A (ja) 2006-08-24
JP2006222988A5 JP2006222988A5 (enExample) 2007-02-08
JP4142059B2 true JP4142059B2 (ja) 2008-08-27

Family

ID=36984929

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006108672A Expired - Fee Related JP4142059B2 (ja) 2006-04-11 2006-04-11 積分回路

Country Status (1)

Country Link
JP (1) JP4142059B2 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5253275B2 (ja) * 2009-04-03 2013-07-31 セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー コンデンサマイクの増幅回路
JP5684697B2 (ja) * 2011-12-16 2015-03-18 株式会社東芝 クリッピング回路、差動増幅回路および増幅回路
EP3780394A1 (en) 2019-08-14 2021-02-17 ams International AG Circuit arrangement and method for charge integration

Also Published As

Publication number Publication date
JP2006222988A (ja) 2006-08-24

Similar Documents

Publication Publication Date Title
JP3813256B2 (ja) 関数演算回路用の波形整形回路
US5734296A (en) Low voltage operational amplifier input stage and method
US7724077B2 (en) Stacked cascode current source
EP2128633B1 (en) Current-sense amplifier arrangement and method for measuring a voltage signal
JPH0119297B2 (enExample)
JPS6254243B2 (enExample)
US10020739B2 (en) Integrated current replicator and method of operating the same
US6677737B2 (en) Voltage regulator with an improved efficiency
US4677323A (en) Field-effect transistor current switching circuit
CN112014623A (zh) 一种电流采样电路和电源变化器
GB1591918A (en) Current mirror amplifier circuit
CN101010650B (zh) 具有有效输出电流检测的功率变换器件
US8723593B2 (en) Bias voltage generation circuit and differential circuit
TW200822541A (en) A circuit for biasing a transistor and related system and method
JP4142059B2 (ja) 積分回路
JP3134846B2 (ja) ヒステリシスコンパレータ回路
US8085092B2 (en) Amplifier arrangement and method for amplification
JP3295164B2 (ja) 電流分割器及びそのような電流分割器を複数有する集積回路
WO2007049597A1 (ja) 電流検出回路
US8160531B2 (en) Receiving device for adjusting energy of a received signal sent over a transmission line
CN110890868B (zh) 电阻电路和可变增益放大电路
US6815997B2 (en) Field effect transistor square multiplier
KR20100124381A (ko) 직접 게이트 구동 기준 전류원 회로
US20070194849A1 (en) Method for nullifying temperature dependence and circuit therefor
JP4029958B2 (ja) 半導体回路

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061214

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080311

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080508

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080609

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080611

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110620

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120620

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130620

Year of fee payment: 5

LAPS Cancellation because of no payment of annual fees