JP4075577B2 - 演算回路構成装置および演算回路構成用プログラム - Google Patents

演算回路構成装置および演算回路構成用プログラム Download PDF

Info

Publication number
JP4075577B2
JP4075577B2 JP2002331677A JP2002331677A JP4075577B2 JP 4075577 B2 JP4075577 B2 JP 4075577B2 JP 2002331677 A JP2002331677 A JP 2002331677A JP 2002331677 A JP2002331677 A JP 2002331677A JP 4075577 B2 JP4075577 B2 JP 4075577B2
Authority
JP
Japan
Prior art keywords
arithmetic circuit
operations
data
linear
calculation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2002331677A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004164465A5 (enExample
JP2004164465A (ja
Inventor
真紀子 菅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP2002331677A priority Critical patent/JP4075577B2/ja
Priority to US10/706,238 priority patent/US7076744B2/en
Publication of JP2004164465A publication Critical patent/JP2004164465A/ja
Publication of JP2004164465A5 publication Critical patent/JP2004164465A5/ja
Application granted granted Critical
Publication of JP4075577B2 publication Critical patent/JP4075577B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Complex Calculations (AREA)
  • Detection And Correction Of Errors (AREA)
JP2002331677A 2002-11-15 2002-11-15 演算回路構成装置および演算回路構成用プログラム Expired - Fee Related JP4075577B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2002331677A JP4075577B2 (ja) 2002-11-15 2002-11-15 演算回路構成装置および演算回路構成用プログラム
US10/706,238 US7076744B2 (en) 2002-11-15 2003-11-12 Circuit design method, apparatus, and program

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002331677A JP4075577B2 (ja) 2002-11-15 2002-11-15 演算回路構成装置および演算回路構成用プログラム

Publications (3)

Publication Number Publication Date
JP2004164465A JP2004164465A (ja) 2004-06-10
JP2004164465A5 JP2004164465A5 (enExample) 2005-03-17
JP4075577B2 true JP4075577B2 (ja) 2008-04-16

Family

ID=32290169

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002331677A Expired - Fee Related JP4075577B2 (ja) 2002-11-15 2002-11-15 演算回路構成装置および演算回路構成用プログラム

Country Status (2)

Country Link
US (1) US7076744B2 (enExample)
JP (1) JP4075577B2 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080082949A1 (en) * 2006-10-01 2008-04-03 Dell Products L.P. Method, Apparatus and Media for Updating CAD Data with Printed Circuit Board Stencil Data

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4967340A (en) * 1985-06-12 1990-10-30 E-Systems, Inc. Adaptive processing system having an array of individually configurable processing components

Also Published As

Publication number Publication date
US7076744B2 (en) 2006-07-11
US20040098675A1 (en) 2004-05-20
JP2004164465A (ja) 2004-06-10

Similar Documents

Publication Publication Date Title
US11675951B2 (en) Methods and systems for congestion prediction in logic synthesis using graph neural networks
US11663383B2 (en) Method and system for hierarchical circuit simulation using parallel processing
JP7410395B2 (ja) 最適化装置及び最適化方法
JP7435602B2 (ja) 演算装置および演算システム
JPH0831025B2 (ja) 乗算回路
JPH02247727A (ja) 乗算装置及びその方法
JP6003744B2 (ja) 演算処理装置及び演算処理方法
JPWO2020054062A1 (ja) 最適化装置および最適化装置の制御方法
JP4075577B2 (ja) 演算回路構成装置および演算回路構成用プログラム
Gadakh et al. FPGA implementation of high speed vedic multiplier
CN113887697A (zh) 半导体器件、其数据生成方法及其控制方法
Sebastião et al. Integrated hardware architecture for efficient computation of the $ n $-best bio-sequence local alignments in embedded platforms
JP5634941B2 (ja) 演算装置、演算方法および演算プログラム
Rashed et al. Automated synthesis for in-memory computing
JP2861994B1 (ja) 回路合成方法、回路合成装置および記録媒体
CN113255257B (zh) 基于工艺库的s盒电路的优化方法及系统
Dłotko et al. Lean cohomology computation for electromagnetic modeling
Babakov et al. An Algorithm for Solving the Problem of Algebraic Synthesis of a Finite-State Machine with Datapath of Transitions Based on a Matrix Approach
JP7135263B2 (ja) 半導体装置
JPH07141150A (ja) 乗算器
US20250298863A1 (en) Systolic array matrix multiplier and method of operating systolic array matrix multiplier
CN110990776A (zh) 编码分布式计算方法、装置、计算机设备及存储介质
Roy Breakup Algorithm for Switching Circuit Simplifications
JP2004133617A (ja) 回路構成方法、その装置およびそのプログラムと、その演算回路
JP2025022329A (ja) 最適化装置、最適化方法および最適化プログラム

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040423

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040423

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060621

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070403

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070601

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080108

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080121

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110208

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees