JP3934820B2 - Manufacturing method of semiconductor package using lead frame - Google Patents

Manufacturing method of semiconductor package using lead frame Download PDF

Info

Publication number
JP3934820B2
JP3934820B2 JP10006699A JP10006699A JP3934820B2 JP 3934820 B2 JP3934820 B2 JP 3934820B2 JP 10006699 A JP10006699 A JP 10006699A JP 10006699 A JP10006699 A JP 10006699A JP 3934820 B2 JP3934820 B2 JP 3934820B2
Authority
JP
Japan
Prior art keywords
lead
package
semiconductor package
lead frame
release film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP10006699A
Other languages
Japanese (ja)
Other versions
JP2000294713A (en
Inventor
文夫 宮島
英明 中沢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Apic Yamada Corp
Original Assignee
Apic Yamada Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Apic Yamada Corp filed Critical Apic Yamada Corp
Priority to JP10006699A priority Critical patent/JP3934820B2/en
Publication of JP2000294713A publication Critical patent/JP2000294713A/en
Application granted granted Critical
Publication of JP3934820B2 publication Critical patent/JP3934820B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Injection Moulding Of Plastics Or The Like (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Description

【0001】
【発明の属する技術分野】
本発明はリードフレームを使用する半導体パッケージの製造方法に関する。
【0002】
【従来の技術】
従来、半導体パッケージの製作にリードフレーム、サブストレート基板、テープ基板等が使用されており、特にリードフレームが安価なため多く使用される。このようなリードフレームを使用した半導体パッケージとして、CCD、EPROMのような外部から光を透明な窓を通して半導体素子に照射する中空半導体パッケージ1は図14、15に示すような構造を有し、金属製のリードフレーム2に対し、半導体素子3をパッケージする中空形状のパッケージ部4をプラスチックモールドにより成形して一体に結合している。このリードフレーム2はセクション毎、その中央部にダイサポート(半導体素子設置箇所)5を中心にして、その周辺に多数のインナーリード6の先端部7を配設して、中央部の一側面に半導体素子接続用のボンディングエリア8を形成し、周辺部に多数のアウターリード9を配設したものである。
【0003】
そして、製造時にはリードフレーム2に中空形状のパッケージ部4を備え付けた後、ダイサポート5の接合面にICチップ等の半導体素子3を接合し、その素子3の各電極と対応する各インナーリード6の先端部7に設けた内部接続箇所とをワイヤ10で接続する。その後、パッケージ部4の開口部11にガラス等の透明板12を取り付けて窓を形成し、半導体素子ボンディングエリア8の付近を封止する。なお、13はダイサポート5より左右に伸びるピンチリード、14は前後の2方向に突出する多数のアウターリード9をそれぞれ結合するダムバー、15はそれ等のアウターリード9とダムバー14を更にそれぞれ外側で支えるセクションバーである。
【0004】
【発明が解決しようとする課題】
しかしながら、このようなパッケージ部4の成形時に上下金型16,17を備えたモールド金型装置18を用い、図16に示すようにそのパーティングライン面の所定位置にリードフレーム2を配置し、上金型16のキャビティ部19と下金型17のキャビティ部20との内部にそれぞれ溶融プラスチック材料を注入充填すると、キャビティ部20に充填した溶融プラスチックがダイサポート5と各インナーリード6の先端部7間にある隙間を通り、矢印方向に流れて上金型16と半導体素子ボンディングエリア8間に侵入し易い。又、キャビティ部19に注入した溶融プラスチックも上金型16と各インナーリード6間にできる隙間を通り、矢印方向に流れて侵入し易いため、ダイサポート5と各インナーリード6の先端部7の付近が上下にばたつき、半導体素子ボンディングエリア8とインナーリード6の先端部7にプラスチックのバリができ易い。何故なら、パッケージ部4の成形精度を高めるにはプラスチック注入圧力を非常に大きくしなければならないが、その注入圧力に比べて半導体素子ボンディングエリア8とインナーリード6の先端部7を上金型16に密着する力が弱いからである。
【0005】
そして、半導体素子ボンディングエリア8とインナーリード6の先端部7にバリが発生すると、ダイサポート5に対する半導体素子3の接合とその素子3と各インナーリード6の先端部7との接続を良好に行うことができなくなり、断線事故を招き易い。それ故、負担の大きなバリ取り工程を必要とする。又、このような中空の半導体パッケージ1では、そのパッケージ部4の側面を他との接続用のリード突出箇所とし、その2方向の側面(或いは4方向の側面)にアウターリード9を突出し、それ等をガルウィング状に折り曲げる等してプリント基板にハンダ付けするため、プリント基板に対する実装面積が大きくなる等の問題がある。しかも、ビデオカメラやデジタルカメラに用いられるCCDのような中空半導体パッケージ1では特に携帯性の観点から軽量化と小型化が求められている。なお、中空でない全て充填された中実の半導体パッケージではリードフレームのダイサポートに半導体素子を接合し、その素子と各インナーリードの先端部との接続を行った後、パッケージ部を形成するため、インナーリードにプラスチックのバリが付着するという問題はない。
【0006】
本発明はこのような従来の問題点に着目してなされたものであり、パッケージ部成形時に各L型インナーリードの接続箇所へのプラスチックバリ付着を防止でき、接続を良好に行えるリードフレーム使用半導体パッケージの製造方法を提供することを目的とする。
【0008】
【課題を解決するための手段】
上記目的を達成するために、本発明によるリードフレーム使用半導体パッケージの製造方法ではパッケージ部成形用モールド金型装置に備えた上下金型の金型表面にリリースフィルムをそれぞれ張り付け、その上下金型内に、途中に1箇所屈曲部を設けたL形状のインナーリードを有するリードを複数本備えたリードフレームを収容し、その各L型インナーリードの屈曲部より基側部を上下金型のパーティングライン面の方向に沿わせ、各L型インナーリードの内側端部をパーティングライン面に対し垂直下方向となるように突出させて配置し、パッケージ部成形時にそのリリースフィルムで各L型インナーリードの基側部の上面をそれぞれ被って、そのパッケージ部内に搭載する半導体素子に備えた対応する電極との内部接続箇所をそれぞれ設け、更にその下リリースフィルムでL型インナーリードのパッケージ部の底面から露出する端をそれぞれって、外部接続箇所をそれぞれ設けるという工程を踏む。
【0010】
【発明の実施の形態】
以下、添付の図1〜13を参照して、本発明の実施の形態を説明する。
図1は本発明を適用した底面接続型中空半導体パッケージの製造過程を示す要部縦断面図、図2はその中空半導体パッケージの実装状態を示す要部縦断面図である。この中空半導体パッケージ25はパッケージ部26(26a、26b)の成形時、上下金型を備えたモールド金型装置(図示せず)を用い、先ずその両金型表面にリリースフィルム27(27a、27b)をそれぞれ張り付け、次にそのパーティングライン面の所定位置にリードフレーム28を配置する。その際、上下の各リリースフィルム27吸引しながら各金型の表面形状に合せてそれぞれ密着する。又、リードフレーム28には途中に1箇所屈曲部29を設けたL型状のインナーリードを有するリード30を複数本備えたリードフレームを使用する。
【0011】
そして、各リード30に設けたL型インナーリードの内側端部31をいずれもチップエリア近傍に配置するため下方に向けて折り曲げ、リードフレーム28の主面に対し垂直方向に突設する。しかし、各L型インナーリードの屈曲部29より基側部、各リード30の外側端部32はリードフレーム28の主面に沿わせ、水平なパーティングライン面の方向に突設する。なお、33、34は各リード外側端部32のダムバー位置、セクションバー位置を示す。
【0012】
このような上下金型を閉じると、リリースフィルム27で各リード30に設けたL型インナーリードの屈曲部29、基側部の上面、内側端部31の側面等をそれぞれ被うと共に、各リード30の外側端部32の上面等をそれぞれ被い、更に下リリースフィルム27bで各リード30に設けたL型インナーリードの内側端部31の先端付近、各リード30の外側端部32の下面等をそれぞれ被って、それ等の箇所に上下のリリースフィルム27を強く密着できる。なお、各L型インナーリードの内側端部31の突出方向と上下金型の閉鎖方向とは等しい。そこで、上下金型の各キャビティ部内に溶融プラスチックをそれぞれ注入充填し、パッケージ部26を上下共に一度に成形する。その際、充填する溶融プラスチックの注入圧力を非常に大きくしても、各L型インナーリードの内側端部31が上下にばたつくことがなく、上下リリースフィルム27が強く密着しているため、それ等のリリースフィルム被覆箇所にプラスチックのバリが付着しない。それ故、各リード30に設けたL型インナーリード基側部の上面を、パッケージ部26の内部に搭載する半導体素子に備えた対応する電極とのそれぞれ内部接続箇所とし、その各L型インナーリードの内側端部31の先端付近、更に各リード30の外側端部32等をそれぞれ外部接続箇所にしても負担の大きなバリ取り工程を必要としない。
【0013】
このようにして、チップエリア付近の外周をリング状に被って上方に突出し、底面側が閉じたパッケージ部26を成形した後、そのチップエリア35に半導体素子36を接合搭載する。そして、半導体素子36の各電極と対応するL型インナーリードの曲部29付近にあるリリースフィルム被覆箇所の一部を内部接続箇所としてワイヤー37でそれぞれ接続する。次に、チップエリア35の付近を封止し、パッケージ部26の開口に透明板8を取り付けて窓を形成する。すると、各リード30に設けたL型インナーリードの内側端部31の先端付近を、パッケージ部26の底面から下方に僅かそれぞれ露出させ、更に各リード30の外側端部32をパッケージ部26の側面から左右に長くそれぞれ露出できる。その後、各リード30の外側端部32をダムバー位置より僅か内側でそれぞれ切断すると、底面接続型の中空半導体パッケージ25が完成する。なお、従来の中空半導体パッケージ1ではセクションバーの位置より僅か内側で切断してアウターリード9を形成していた。
【0014】
このような中空半導体パッケージ25は実装時、パッケージ部26の底面から突出する各L型インナーリードの内側端部31の先端付近を外部接続箇所にして、プリント基板39の対応する配線パターン40にハンダを用いてそれぞれ接続する。すると、パッケージ部26の底面下に外部接続箇所があるため、実装面積を小さくできる。しかも、各リード30の外側端部32をダムバー位置より僅か内側でそれぞれ切断する等してその突出長を従来より大幅に短くできるため、中空半導体パッケージ25を軽量化、小型化し易い。
【0015】
図3は本発明を適用した側面接続型の中空半導体パッケージの製造過程を示す要部縦断面図、図4はその中空半導体パッケージの実装状態を示す要部縦断面図である。この中空半導体パッケージ41も上記した中空半導体パッケージ25とほぼ同一の構造を備えており、ほぼ同一の製造工程を踏んで製作する。そこで、中空半導体パッケージ41を中空半導体パッケージ25と対応する部分には同一符号をつけ、中空半導体パッケージ25との相違点を主にして以下説明する。パッケージ部26の成形時、ほぼ同一の上下金型を備えたモールド金型装置を用いるが、リリースフィルム27は上金型の表面のみ張り付ける。リードフレーム28もほぼ同一構造のものを使用する。
【0016】
上下金型を閉じると、リリースフィルム27で各リード30の折曲部29付近、外側端部32等をそれぞれ被って、それ等の箇所にリリースフィルム27を強く密着できる。それ故、上下金型の各キャビティ部内に充填する溶融プラスチックの注入圧力を非常に大きくしても、やはりリリースフィルム被覆箇所にプラスチックのバリが付かない。このため、、各リード30の屈曲部29付近や外側端部32等を接続箇所にしてもバリ取り工程を必要としない。
【0017】
このようにしてパッケージ部26を成形した後、そのチップエリア35に搭載した半導体素子36の各電極と対応するリード30の屈曲部29付近にあるリリースフィルム被覆箇所の一部を内部接続箇所にしてワイヤー37でそれぞれ接続する。すると、各リードの内側端部31の先端付近をパッケージ部26の底面からそれぞれ露出させ、更に各リードの外側端部32をパッケージ部26の側面から左右に長くそれぞれ露出できる。その後、各リードの外側端部32をセクションバー位置より僅か内側でそれぞれ切断すると、側面接続型の中空半導体パッケージ41が完成する。
【0018】
このような中空半導体パッケージ41は実装時、パッケージ部26の側面から突出する各リード30の外側端部32を折り曲げ、その先端付近を外部接続箇所にして、プリント基板39の対応する配線パターン40にそれぞれ接続する。しかし、外部接続箇所がパッケージ部26の側方の下方にあるため、従来のものと実装面積はあまり変わらない。
【0019】
図5は本発明を適用した中空半導体パッケージに使用するリードフレームの平面図、図6はその底面接続型の中空半導体パッケージの製造過程を示す要部縦断面図、及び図7はその底面接続型中空半導体パッケージの実装状態を示す要部縦断面図である。このリードフレーム45も各セクション毎に設けるリード46の形状、配置等は上記したリードフレーム28とほぼ同一である。それ故、各リード46はL型であり、各リード46にその内側端部47を2点鎖線の位置から折り曲げてリードフレーム45の主面から垂直方向に突出させる屈曲部48が設けられている。そして、リードフレーム45では中央部にダイサポート49を設け、ダムバーを設けていない。なお、50はピンチリード、51はセクションバー、52はリードフレーム45の外縁に当るサイドレールである。
【0020】
このようなリードフレーム45を用いてパッケージ部53を成形する際、先にダイサポート49に半導体素子54を搭載し、その半導体素子54の各電極と対応するリード46の屈曲部48付近にある内部接続箇所とをワイヤー55を用いてそれぞれ接続する。その後、上下金型を備えたモールド金型装置を用い、その下金型の表面のみにリリースフィルム56を吸引によって張り付け、そのパーティングライン面の所定位置にリードフレーム45を配置する。
【0021】
上下金型を閉じると、リリースフィルム56で各リード46の内側端部47の先端付近、外側端部57等をそれぞれ被って、それ等の箇所にリリースフィルム56を強く密着できる。それ故、それ等のリリースフィルム被覆箇所にプラスチックのバリが付かず、各リード46の内側端部47の先端付近や外側端部57等を接続箇所にしてもバリ取り工程を必要としない。
【0022】
このようにしてパッケージ部53を成形すると、各リード46の内側端部47の先端部分をパッケージ部53の底面から少しそれぞれ露出させ、更に各リード46の外側端部57をパッケージ部53の側面から左右に長くそれぞれ露出できる。その後、各リード46の外側端部57を側面からの突出長が短くなるようにそれぞれ切断すると、図7に示すような底面接続型中実半導体パッケージ58が完成する。しかも、この中実半導体パッケージ58は各リード46の内側端部47の先端付近を外部接続箇所にすると、底面接続型となり実装面積を小さくできる。又、軽量化、小型化し易い。そこで、実装時には各リード内側端部47の先端部分をプリント基板59の対応する配線パターン60にそれぞれハンダ接続する。なお、中実半導体パッケージ58は各リード46の外側端部57を外部接続箇所にすると側面接続型にすることができる。
【0023】
上記した底面接続型半導体パッケージ25、58を形成する際、実装面積を小さくし、軽量化、小型化するには各リード30、46の外側端部32、57の突出長を短くしなければならない。しかし、従来の切断加工方法では例えばリード46の外側端部57を切断する場合、図8に示すようにプレス加工金型装置のダイ61に立ち上がり部62を設け、その頂部で外側端部57の基側を支持した後、打ち落しパンチ63を用いて切断している。その際、立ち上がり部62とパンチ63間に隙間Sを設ける必要もあり、パッケージ部53の直近で切断できない。なお、64は押え板である。
【0024】
そこで、リードフレーム45の各セクションバー51の付近を半抜き加工したものを使用する。すると、図9に示すように各リード46の外側端部57の切断箇所に段差64をそれぞれ形成しておくことができる。それ故、図10に示すようにダイ61に立ち上がり部を設ける必要がなく、打ち落しパンチ63を用いてパッケージ部53の直近で切断でき、中実半導体パッケージ58の実装面積を小さくし、軽量化、小型化できる。
【0025】
図11は本発明を適用した中実半導体パッケージに使用する半導体素子搭載、ワイヤー接続した半抜き加工リード付きリードフレームを示す平面図、図12はその中実半導体パッケージの製造過程を示す要部縦断面図、及び図13はその中実半導体パッケージの実装状態を示す要部縦断面図である。このリードフレーム69は各リード70の屈曲部71を半抜き加工法によって形成し、リード厚みの半分に相当する短い突出長の内側端部72をリードフレーム69の主面より垂直方向に突出させたものである。図中、73がダイサポート、74がそのダイサポート73上に搭載した半導体素子、75がリード70の内側端部72と半導体素子74の電極を接続するワイヤー、76がセクションバー、77がサイドレールである。なお、2点鎖線はパッケージ部78の成形位置を示す。
【0026】
このような半抜き加工リード付きリードフレーム69を用いてパッケージ部78を成形する際、上下金型を備えたモールド金型装置を用い、その下金型の表面のみにリリースフィルム79を吸引によって張り付け、そのパーティングライン面の所定位置にリードフレーム69を配置する。上下金型を閉じると、各リード内側端部72の突出幅が小さいため上金型で支えなくても、下金型で支えるリリースフィルム79で各リード70の内側端部72の先端と両側端をそれぞれ良く被って、リリースフィルム79をそれ等の箇所に強く密着できる。それ故、それ等のリリースフィルム被覆箇所にプラスチックのバリが付かず、各リード内側端部72の先端と両側端を接続箇所にしてもバリ取り工程を必要としない。
【0027】
パッケージ部78を成形した後、各リード70の外側端部等を下から突き上げると、半抜き加工法によって段差を形成してあるため、その段差位置で簡単に切断し除去できる。しかも、引き切るだけでよくトリミングやフォーミングを必要としない。それ故、従来のリード切断方法では15%程のリード欠損が生じていたが、不良率を大幅に減らすことができる。
【0028】
このようにしてパッケージ部78を成形すると、各リード内側端部72の先端と両側端をパッケージ部78の底面からそれぞれ露出でき、図13に示すような中実半導体パッケージ80が完成する。しかも、この中実半導体パッケージ80は各リード内側端部72の先端付近を外部接続箇所にすると、底面接続型となり実装面積を小さくできる。又、軽量化し、小型化し易い。そこで、実装時には各リード内側端部72の先端付近をプリント基板81の対応する配線パターン82にそれぞれハンダ接続する。なお、中実半導体パッケージ80は各リード内側端部72の外側の側端を外部接続箇所にすることもできる。
【0029】
上記実施の形態ではリードフレーム28、45に備える各リード30、46をその屈曲部29、48を折り曲げ加工法によって形成しL型にしたものの使用例について説明したが、リードをコ型やZ型にしたものを使用することもできる。
【0031】
【発明の効果】
以上説明した本発明によれば、請求項記載の発明では上下金型内に、途中に1箇所屈曲部を設けたL型状のインナーリードを有するリードを複数本備えたリードフレームを収容し、その各L型インナーリードの屈曲部より基側部を上下金型のパーティングライン面の方向に沿わせ、各L型インナーリードの内側端部をパーティングライン面に対し垂直下方向となるように突出させて配置し、上リリースフィルムで各L型インナーリードの内部接続箇所となる基側部の上面それぞれ被い、更にその下リリースフィルムでL型インナーリードの外部接続箇所としてパッケージ部の底面から露出する端をそれぞれ被うことにより、それ等の箇所に上下のリリースフィルムを強く密着できる。そして、各L型インナーリードの内側端部の突出方向と上下金型の閉鎖方向とが等しくなっているので、パッケージ部成形時に、上下金型の各キャビティ部内に溶融プラスチックをそれぞれ注入充填し、パッケージ部を上下共に一度に成形すると、充填する溶融プラスチックの注入圧力を非常に大きくしても、各L型インナーリードの内側端部が上下にばたつくことがない。しかも、上下リリースフィルムが強く密着しているため、各リードに設けたL型インナーリードの基側部の上面、内側端部の先端へのプラスチックバリの付着を防止でき、接続を良好に行える。
【図面の簡単な説明】
【図1】本発明を適用した底面接続型中空半導体パッケージの製造過程を示す要部縦断面図である。
【図2】同中空半導体パッケージの実装状態を示す要部縦断面図である。
【図3】本発明を適用した側面接続型中空半導体パッケージの製造過程を示す要部縦断面図である。
【図4】同中空半導体パッケージの実装状態を示す要部縦断面図である。
【図5】本発明を適用した中実半導体パッケージに使用するリードフレームの平面図である。
【図6】同中実半導体パッケージの製造過程を示す要部縦断面図である。
【図7】同中実半導体パッケージの実装状態を示す要部縦断面図である。
【図8】同中実半導体パッケージのリードに対する従来からの切断加工法によるプレス加工金型装置の使用状態を示す要部縦断面図である。
【図9】同中実半導体パッケージのリードに対する半抜き加工を示す要部縦断面図である。
【図10】同中実半導体パッケージのリードに対する新たな切断加工法によるプレス加工金型装置の使用状態を示す要部縦断面図である。
【図11】本発明を適用した中実半導体パッケージに使用する半導体素子搭載、ワイヤー接続した半抜き加工リード付きリードフレームを示す平面図である。
【図12】同中実半導体パッケージの製造過程を示す要部縦断面図である。
【図13】同中実半導体パッケージの実装状態を示す要部縦断面図である。
【図14】従来のリードフレーム使用による中空半導体パッケージの平面図である。
【図15】同中空半導体パッケージの要部縦断面図である。
【図16】同中実半導体パッケージのパッケージ部成形過程を示す要部縦断面図である。
【符号の説明】
25、41…中空半導体パッケージ 26、53、78…パッケージ部 27、56、79…リリースフィルム 28、45、69…リードフレーム 29、48、71…屈曲部 30、46、70…リード 31、47、72…内側端部32、57…外側端部 35…チップエリア 36、54、74…半導体素子37、55、75…ワイヤー 38…窓 39、59、81…プリント基板 40、60、82…パターン 49、73…ダイサポート 58、80…中実半導体パッケージ
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a method for manufacturing a semiconductor package using a lead frame.
[0002]
[Prior art]
Conventionally, lead frames, substrate substrates, tape substrates, and the like have been used for manufacturing semiconductor packages, and are often used because lead frames are particularly inexpensive. As a semiconductor package using such a lead frame, a hollow semiconductor package 1 such as a CCD or EPROM that irradiates a semiconductor element with light from the outside through a transparent window has a structure as shown in FIGS. A hollow package portion 4 for packaging the semiconductor element 3 is molded and integrally joined to the lead frame 2 made of plastic by a plastic mold. The lead frame 2 has a die support (semiconductor element installation location) 5 at the center of each section, and a plurality of inner lead 6 tips 7 are arranged around the lead frame 2 on one side of the center. A bonding area 8 for connecting a semiconductor element is formed, and a large number of outer leads 9 are arranged in the periphery.
[0003]
At the time of manufacturing, the lead frame 2 is provided with a hollow package portion 4, and then a semiconductor element 3 such as an IC chip is joined to the joining surface of the die support 5, and each inner lead 6 corresponding to each electrode of the element 3. The internal connection location provided at the tip 7 is connected by a wire 10. Thereafter, a transparent plate 12 such as glass is attached to the opening 11 of the package part 4 to form a window, and the vicinity of the semiconductor element bonding area 8 is sealed. Reference numeral 13 denotes a pinch lead extending left and right from the die support 5, reference numeral 14 denotes a dam bar for connecting a plurality of outer leads 9 projecting in the front and rear directions, and reference numeral 15 denotes an outer lead 9 and a dam bar 14 on the outer side. It is a supporting section bar.
[0004]
[Problems to be solved by the invention]
However, by using a mold apparatus 18 having upper and lower molds 16 and 17 at the time of molding such a package part 4, the lead frame 2 is arranged at a predetermined position on the parting line surface as shown in FIG. When molten plastic material is injected and filled into the cavity portion 19 of the upper die 16 and the cavity portion 20 of the lower die 17, the molten plastic filled in the cavity portion 20 is transferred to the tip portions of the die support 5 and the inner leads 6. 7 easily passes through the gap between the upper die 16 and the semiconductor element bonding area 8 through the gap. Also, since the molten plastic injected into the cavity portion 19 passes through the gap formed between the upper mold 16 and each inner lead 6 and easily flows in the direction of the arrow, the die support 5 and the tip portion 7 of each inner lead 6 can be easily inserted. The vicinity fluctuates up and down, and plastic burrs are easily formed on the semiconductor element bonding area 8 and the tip 7 of the inner lead 6. This is because the plastic injection pressure must be very large in order to increase the molding accuracy of the package part 4, but the semiconductor element bonding area 8 and the tip 7 of the inner lead 6 are connected to the upper mold 16 compared to the injection pressure. This is because the power to adhere to the surface is weak.
[0005]
When burrs occur in the semiconductor element bonding area 8 and the tip 7 of the inner lead 6, the semiconductor element 3 is bonded to the die support 5 and the element 3 and the tip 7 of each inner lead 6 are connected well. It becomes impossible to cause a disconnection accident. Therefore, a heavy deburring process is required. Further, in such a hollow semiconductor package 1, the side surface of the package part 4 is used as a lead projecting portion for connection to the other, and the outer leads 9 are projected on the side surfaces in the two directions (or the side surfaces in the four directions). And the like are bent into a gull wing and soldered to the printed circuit board, so that there is a problem that the mounting area with respect to the printed circuit board becomes large. In addition, the hollow semiconductor package 1 such as a CCD used in a video camera or a digital camera is required to be light and small, particularly from the viewpoint of portability. In order to form a package part after joining a semiconductor element to the die support of the lead frame in a solid semiconductor package filled with a non-hollow solid, and connecting the element and the tip of each inner lead, There is no problem that plastic burrs adhere to the inner leads.
[0006]
The present invention has been made paying attention to such a conventional problem, and uses a lead frame that can prevent a plastic burr from adhering to a connection portion of each L-shaped inner lead at the time of molding a package part and can perform a good connection. An object is to provide a method for manufacturing a semiconductor package.
[0008]
[Means for Solving the Problems]
To achieve the above object, in the method of manufacturing the lead frame used semiconductor package according to the present invention, affixed respectively to the release film on the mold surface of the upper and lower molds with the package portion forming mold die apparatus, the upper and lower metal A lead frame having a plurality of leads each having an L-shaped inner lead provided with a bent portion at one location in the mold is accommodated in the mold, and the base side portion of the bent portion of each L-shaped inner lead is placed on the upper and lower molds. along a direction of the parting line surface, the inner end portion of each L-shaped inner lead arranged to the parting line surface is protruded so as to be vertically downward, when the package portion forming, with the upper release film each suffer the upper surface of the base side part of the L-type inner leads, respectively, the inside connecting portion between the corresponding electrodes provided on the semiconductor element to be mounted in the package unit Respectively, further I-edge of each object to be exposed from the bottom surface of the package portion of the L-type inner leads under the release film thereof, in successive steps of providing an external connection points, respectively.
[0010]
DETAILED DESCRIPTION OF THE INVENTION
Hereinafter, an embodiment of the present invention will be described with reference to FIGS.
FIG. 1 is a main part longitudinal sectional view showing a manufacturing process of a bottom connection type hollow semiconductor package to which the present invention is applied, and FIG. 2 is a main part longitudinal sectional view showing a mounting state of the hollow semiconductor package. The hollow semiconductor package 25 uses a mold apparatus (not shown) having upper and lower molds at the time of molding the package portion 26 (26a, 26b). First, release films 27 (27a, 27b are formed on both mold surfaces. ), And then the lead frame 28 is arranged at a predetermined position on the parting line surface. At that time, close contact respectively in accordance with the respective molds of the surface shape with suction below each release film 27. In addition, a lead frame having a plurality of leads 30 having L- shaped inner leads provided with one bent portion 29 in the middle is used for the lead frame 28.
[0011]
Then, the inner end portions 31 of the L-type inner leads provided on the respective leads 30 are all bent in the downward direction so as to be disposed in the vicinity of the chip area, and are projected in a direction perpendicular to the main surface of the lead frame 28. However, the base portion from the bent portion 29 of each L-shaped inner lead, the outer end portion 32 of each lead 30, and the like are provided along the main surface of the lead frame 28 and project in the direction of the horizontal parting line surface. Reference numerals 33 and 34 denote the dam bar position and section bar position of each lead outer end 32.
[0012]
Closing such upper and lower molds, the cover bent part 29 of the above release film 27 a provided in each lead 30 L type inner lead, the upper surface of the base side, the side surface or the like of the inner end portion 31, respectively, the upper surface or the like of the outer end 32 of each lead 30 have the respective further L-shaped inner leads provided in each lead 30 under the release film 27b near the tip of the inner end portion 31, the outer end 32 of each lead 30 the lower surface or the like suffered respectively, can be strongly adhered to the upper and lower release film 27 at a location such that it. The protruding direction of the inner end 31 of each L-shaped inner lead is equal to the closing direction of the upper and lower molds. Therefore, molten plastic is injected and filled in each cavity portion of the upper and lower molds, and the package portion 26 is molded at the same time in both upper and lower dies. At that time, even if the injection pressure of the molten plastic to be filled is very large, the inner end 31 of each L-shaped inner lead does not flutter up and down, and the upper and lower release films 27 are in close contact with each other. Plastic burrs do not adhere to the release film coating area. Therefore, the upper surface of the base side portion of the L-type inner lead provided in each lead 30 is used as an internal connection location with the corresponding electrode provided in the semiconductor element mounted inside the package portion 26 , and each L-type inner lead is provided. Even if the lead end 30 is located near the tip of the inner end 31 and the outer end 32 or the like of each lead 30 is an external connection location, a heavy deburring process is not required.
[0013]
In this way, after forming the package portion 26 that protrudes upward by covering the outer periphery in the vicinity of the chip area in a ring shape, the semiconductor element 36 is bonded and mounted on the chip area 35. Then, connected by a wire 37 to a portion of the release film coating point on in the vicinity flexion curved portion 29 of each electrode and the corresponding L-shaped inner leads of the semiconductor device 36 as an internal connection point. Next, the vicinity of the chip area 35 is sealed, and the transparent plate 8 is attached to the opening of the package portion 26 to form a window. Then, the vicinity of the tip of the inner end portion 31 of the L-shaped inner lead provided in each lead 30 is slightly exposed downward from the bottom surface of the package portion 26, and the outer end portion 32 of each lead 30 is further exposed to the side surface of the package portion 26. It can be exposed from left to right for a long time. Thereafter, the outer end 32 of each lead 30 is cut slightly inside the dam bar position to complete the bottom connection type hollow semiconductor package 25. In the conventional hollow semiconductor package 1, the outer lead 9 is formed by cutting slightly inside the section bar.
[0014]
Such a hollow semiconductor package 25 is soldered to the corresponding wiring pattern 40 of the printed circuit board 39 with the vicinity of the tip of the inner end portion 31 of each L-shaped inner lead projecting from the bottom surface of the package portion 26 as an external connection portion. Connect each using. Then, since there is an external connection portion below the bottom surface of the package portion 26, the mounting area can be reduced. Moreover, since the projecting length can be significantly shortened by cutting the outer end 32 of each lead 30 slightly inside the dam bar position, the hollow semiconductor package 25 can be easily reduced in weight and size.
[0015]
FIG. 3 is a main part longitudinal sectional view showing a manufacturing process of a side connection type hollow semiconductor package to which the present invention is applied, and FIG. 4 is a main part longitudinal sectional view showing a mounting state of the hollow semiconductor package. This hollow semiconductor package 41 also has substantially the same structure as the hollow semiconductor package 25 described above, and is manufactured through substantially the same manufacturing process. Therefore, the same reference numerals are assigned to the portions of the hollow semiconductor package 41 corresponding to the hollow semiconductor package 25, and differences from the hollow semiconductor package 25 will be mainly described below. At the time of molding the package portion 26, a mold apparatus having substantially the same upper and lower molds is used, but the release film 27 is pasted only on the surface of the upper mold. The lead frame 28 also has a substantially identical structure.
[0016]
When the upper and lower molds are closed, the release film 27 covers the vicinity of the bent portion 29 of each lead 30, the outer end portion 32, and the like, so that the release film 27 can be strongly adhered to these portions. Therefore, even if the injection pressure of the molten plastic to be filled in the cavities of the upper and lower molds is made very large, the plastic burrs are not attached to the release film covering portion. For this reason, the deburring process is not required even if the vicinity of the bent portion 29 or the outer end portion 32 of each lead 30 is connected.
[0017]
After forming the package portion 26 in this way, a part of the release film covering portion near the bent portion 29 of the lead 30 corresponding to each electrode of the semiconductor element 36 mounted in the chip area 35 is used as an internal connection portion. Each is connected with a wire 37. Then, the vicinity of the tip of the inner end portion 31 of each lead can be exposed from the bottom surface of the package portion 26, and the outer end portion 32 of each lead can be exposed from the side surface of the package portion 26 to the left and right. Thereafter, when the outer end 32 of each lead is cut slightly inside the section bar position, the side connection type hollow semiconductor package 41 is completed.
[0018]
When such a hollow semiconductor package 41 is mounted, the outer end portion 32 of each lead 30 protruding from the side surface of the package portion 26 is bent, and the vicinity of the tip thereof is set as an external connection portion to form a corresponding wiring pattern 40 on the printed circuit board 39. Connect each one. However, since the external connection location is below the side of the package portion 26, the mounting area is not so different from the conventional one.
[0019]
FIG. 5 is a plan view of a lead frame used in a hollow semiconductor package to which the present invention is applied, FIG. 6 is a vertical cross-sectional view showing the main part of the manufacturing process of the bottom connection type hollow semiconductor package, and FIG. It is a principal part longitudinal cross-sectional view which shows the mounting state of a hollow semiconductor package. In the lead frame 45, the shape and arrangement of the leads 46 provided for each section are substantially the same as those of the lead frame 28 described above. Therefore, each lead 46 is L-shaped, and each lead 46 is provided with a bent portion 48 that bends the inner end portion 47 from the position of the two-dot chain line to project vertically from the main surface of the lead frame 45. . In the lead frame 45, a die support 49 is provided at the center, and no dam bar is provided. In addition, 50 is a pinch lead, 51 is a section bar, and 52 is a side rail that hits the outer edge of the lead frame 45.
[0020]
When the package portion 53 is formed using such a lead frame 45, the semiconductor element 54 is first mounted on the die support 49, and the inside of the lead 46 corresponding to each electrode of the semiconductor element 54 is in the vicinity of the bent portion 48. Each of the connection points is connected using a wire 55. Thereafter, using a mold apparatus having upper and lower molds, the release film 56 is attached to only the surface of the lower mold by suction, and the lead frame 45 is disposed at a predetermined position on the parting line surface.
[0021]
When the upper and lower molds are closed, the release film 56 covers the vicinity of the tip end of the inner end portion 47 of each lead 46, the outer end portion 57, and the like, and the release film 56 can be strongly adhered to these portions. Therefore, plastic burrs are not attached to those release film covering portions, and no deburring step is required even if the vicinity of the tip of the inner end portion 47 of each lead 46 or the outer end portion 57 is connected.
[0022]
When the package part 53 is formed in this manner, the tip end portion of the inner end part 47 of each lead 46 is slightly exposed from the bottom surface of the package part 53, and the outer end part 57 of each lead 46 is further exposed from the side surface of the package part 53. It can be exposed to the left and right for a long time. Thereafter, the outer end portions 57 of the respective leads 46 are cut so that the protruding lengths from the side surfaces are shortened, thereby completing the bottom connection type solid semiconductor package 58 as shown in FIG. In addition, the solid semiconductor package 58 becomes a bottom connection type when the vicinity of the tip of the inner end portion 47 of each lead 46 is an external connection portion, and the mounting area can be reduced. Moreover, it is easy to reduce weight and size. Therefore, at the time of mounting, the tip portion of each lead inner end portion 47 is soldered to the corresponding wiring pattern 60 of the printed circuit board 59. The solid semiconductor package 58 can be a side connection type when the outer end 57 of each lead 46 is an external connection location.
[0023]
When forming the above-mentioned bottom surface connection type semiconductor packages 25 and 58, the projecting length of the outer end portions 32 and 57 of the leads 30 and 46 must be shortened in order to reduce the mounting area and reduce the weight and size. . However, in the conventional cutting method, for example, when the outer end portion 57 of the lead 46 is cut, a rising portion 62 is provided on the die 61 of the press working die apparatus as shown in FIG. After supporting the base side, it is cut using a punch 63. At that time, it is necessary to provide a gap S between the rising portion 62 and the punch 63, and cutting cannot be performed in the immediate vicinity of the package portion 53. Reference numeral 64 denotes a presser plate.
[0024]
Therefore, the one in which the vicinity of each section bar 51 of the lead frame 45 is half-punched is used. Then, as shown in FIG. 9, a step 64 can be formed at the cut portion of the outer end 57 of each lead 46. Therefore, as shown in FIG. 10, there is no need to provide a rising portion on the die 61, and the die 61 can be cut in the immediate vicinity of the package portion 53 by using the punch 63, and the mounting area of the solid semiconductor package 58 is reduced and the weight is reduced. Can be downsized.
[0025]
FIG. 11 is a plan view showing a lead frame with a semiconductor device mounted and wire-connected half-punched lead used in a solid semiconductor package to which the present invention is applied, and FIG. 12 is a vertical cross-sectional view showing a manufacturing process of the solid semiconductor package. FIG. 13 and FIG. 13 are main part longitudinal sectional views showing a mounting state of the solid semiconductor package. In this lead frame 69, the bent portion 71 of each lead 70 is formed by a half punching process, and the inner end portion 72 having a short protruding length corresponding to half the lead thickness is protruded in the vertical direction from the main surface of the lead frame 69. Is. In the figure, 73 is a die support, 74 is a semiconductor element mounted on the die support 73, 75 is a wire connecting the inner end 72 of the lead 70 and the electrode of the semiconductor element 74, 76 is a section bar, and 77 is a side rail. It is. The two-dot chain line indicates the molding position of the package part 78.
[0026]
When the package part 78 is molded using the lead frame 69 with such a half-punched lead, a release film 79 is attached to only the surface of the lower mold by suction using a mold apparatus having upper and lower molds. The lead frame 69 is disposed at a predetermined position on the parting line surface. When the upper and lower molds are closed, the protrusion width of each lead inner end 72 is small, so even if it is not supported by the upper mold, the leading end and both ends of the inner end 72 of each lead 70 are supported by the release film 79 supported by the lower mold. The release film 79 can be tightly adhered to these places. Therefore, no plastic burrs are attached to these release film covering portions, and no deburring step is required even if the tip and both ends of each lead inner end 72 are connected.
[0027]
After the package portion 78 is formed, when the outer end portion of each lead 70 is pushed up from below, a step is formed by a half punching method, so that it can be easily cut and removed at the step position. In addition, trimming and forming are not required just by pulling. Therefore, in the conventional lead cutting method, lead loss of about 15% has occurred, but the defect rate can be greatly reduced.
[0028]
When the package portion 78 is formed in this manner, the leading end and both side ends of each lead inner end portion 72 can be exposed from the bottom surface of the package portion 78, and a solid semiconductor package 80 as shown in FIG. 13 is completed. In addition, the solid semiconductor package 80 becomes a bottom connection type when the vicinity of the tip of each lead inner end portion 72 is an external connection location, and the mounting area can be reduced. In addition, it is easy to reduce weight and size. Therefore, at the time of mounting, the vicinity of the tip of each lead inner end 72 is soldered to the corresponding wiring pattern 82 of the printed circuit board 81. In the solid semiconductor package 80, the outer side end of each lead inner end 72 can be used as an external connection location.
[0029]
In the above-described embodiment, each lead 30, 46 provided in the lead frames 28, 45 has been described as an example of use in which the bent portions 29, 48 are formed by a bending method to form an L shape. It is also possible to use what has been made.
[0031]
【The invention's effect】
According to the present invention described above, according to the first aspect of the present invention, a lead frame having a plurality of leads each having an L-shaped inner lead provided with one bent portion in the middle is accommodated in the upper and lower molds. The base side of the bent portion of each L-shaped inner lead is along the direction of the parting line surface of the upper and lower molds, and the inner end of each L-shaped inner lead is vertically downward with respect to the parting line surface. It is projected by arranging so, covered the upper surface of the base sides above the release film becomes an internal connection point of the L-type inner leads, respectively, further package under the release film thereof as an external connection portion of each L-shaped inner leads by covering the tip end exposed from the bottom parts respectively, it can be strongly adhered to the upper and lower release film portions it like. And since the protruding direction of the inner end of each L-shaped inner lead and the closing direction of the upper and lower molds are equal , when molding the package part , each molten plastic is injected and filled into each cavity part of the upper and lower molds, If the package part is molded both at the top and bottom at the same time, the inner end of each L-shaped inner lead will not flutter up and down even if the injection pressure of the molten plastic to be filled is very large. In addition, since the upper and lower release films are in close contact with each other, it is possible to prevent plastic burrs from adhering to the upper surface of the base side portion of the L-shaped inner lead provided on each lead and the tip of the inner end portion , and the connection can be made well.
[Brief description of the drawings]
FIG. 1 is a longitudinal sectional view of an essential part showing a manufacturing process of a bottom connection type hollow semiconductor package to which the present invention is applied.
FIG. 2 is a longitudinal sectional view of a main part showing a mounting state of the hollow semiconductor package.
FIG. 3 is a longitudinal sectional view of a main part showing a manufacturing process of a side connection type hollow semiconductor package to which the present invention is applied.
FIG. 4 is a longitudinal sectional view of a main part showing a mounting state of the hollow semiconductor package.
FIG. 5 is a plan view of a lead frame used in a solid semiconductor package to which the present invention is applied.
FIG. 6 is a fragmentary longitudinal sectional view showing a manufacturing process of the solid semiconductor package;
FIG. 7 is a longitudinal sectional view of a main part showing a mounting state of the solid semiconductor package.
FIG. 8 is a vertical cross-sectional view of a main part showing a usage state of a press working die apparatus by a conventional cutting method for leads of the solid semiconductor package.
FIG. 9 is a longitudinal sectional view of an essential part showing a half punching process for leads of the solid semiconductor package;
FIG. 10 is a longitudinal sectional view of a main part showing a use state of a press working die apparatus by a new cutting method for the lead of the solid semiconductor package;
FIG. 11 is a plan view showing a lead frame with a semi-punched lead having a semiconductor element mounted and wire-connected, used in a solid semiconductor package to which the present invention is applied.
FIG. 12 is a fragmentary longitudinal sectional view showing a manufacturing process of the solid semiconductor package;
FIG. 13 is an essential part longitudinal cross-sectional view showing a mounting state of the solid semiconductor package;
FIG. 14 is a plan view of a conventional hollow semiconductor package using a lead frame.
FIG. 15 is a longitudinal sectional view of a main part of the hollow semiconductor package.
16 is a fragmentary longitudinal sectional view showing a package part molding process of the solid semiconductor package; FIG.
[Explanation of symbols]
25, 41 ... Hollow semiconductor package 26, 53, 78 ... Package part 27, 56, 79 ... Release film 28, 45, 69 ... Lead frame 29, 48, 71 ... Bent part 30, 46, 70 ... Lead 31, 47, 72 ... Inner end 32, 57 ... Outer end 35 ... Chip area 36, 54, 74 ... Semiconductor element 37, 55, 75 ... Wire 38 ... Window 39, 59, 81 ... Printed circuit board 40, 60, 82 ... Pattern 49 73 ... Die support 58, 80 ... Solid semiconductor package

Claims (1)

パッケージ部成形用モールド金型装置に備えた上下金型の金型表面にリリースフィルムをそれぞれ張り付け、その上下金型内に、途中に1箇所屈曲部を設けたL型状のインナーリードを有するリードを複数本備えたリードフレームを収容し、その各L型インナーリードの屈曲部より基側部を上下金型のパーティングライン面の方向に沿わせ、各L型インナーリードの内側端部をパーティングライン面に対し垂直下方向となるように突出させて配置し、パッケージ部成形時にそのリリースフィルムで各L型インナーリードの基側部の上面をそれぞれ被って、そのパッケージ部内に搭載する半導体素子に備えた対応する電極との内部接続箇所をそれぞれ設け、更にその下リリースフィルムでL型インナーリードのパッケージ部の底面から露出する端をそれぞれって、外部接続箇所をそれぞれ設けることを特徴とするリードフレーム使用半導体パッケージの製造方法。Affixed to the upper and lower dies each die surface having a package unit forming mold die device the release film, respectively, within the upper and lower molds has a L-shaped inner lead having a single location bent portion in the middle A lead frame having a plurality of leads is accommodated, and the base side of the bent part of each L-shaped inner lead is aligned with the parting line surface of the upper and lower molds, and the inner end of each L-shaped inner lead is is protruded so as to be vertically downward relative to the parting line plane is disposed, when the package unit molding, the upper release film suffered upper surface of the base side of each L-shaped inner leads, respectively, mounted in the package unit the internal connection points between the corresponding electrodes provided on the semiconductor element respectively, further from the bottom surface of the package portion of the L-type inner leads under the release film thereof that The I-edge that leaves the respective manufacturing method of a lead frame used semiconductor package, characterized in that to provide an external connection portion, respectively.
JP10006699A 1999-04-07 1999-04-07 Manufacturing method of semiconductor package using lead frame Expired - Fee Related JP3934820B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10006699A JP3934820B2 (en) 1999-04-07 1999-04-07 Manufacturing method of semiconductor package using lead frame

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10006699A JP3934820B2 (en) 1999-04-07 1999-04-07 Manufacturing method of semiconductor package using lead frame

Publications (2)

Publication Number Publication Date
JP2000294713A JP2000294713A (en) 2000-10-20
JP3934820B2 true JP3934820B2 (en) 2007-06-20

Family

ID=14264102

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10006699A Expired - Fee Related JP3934820B2 (en) 1999-04-07 1999-04-07 Manufacturing method of semiconductor package using lead frame

Country Status (1)

Country Link
JP (1) JP3934820B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9717146B2 (en) 2012-05-22 2017-07-25 Intersil Americas LLC Circuit module such as a high-density lead frame array (HDA) power module, and method of making same

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102004058815A1 (en) * 2004-12-07 2006-06-08 Robert Bosch Gmbh Chip module and method for its production
JP4653608B2 (en) * 2005-09-16 2011-03-16 吉川工業株式会社 Manufacturing method of surface mount type resin hollow package

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9717146B2 (en) 2012-05-22 2017-07-25 Intersil Americas LLC Circuit module such as a high-density lead frame array (HDA) power module, and method of making same
US10582617B2 (en) 2012-05-22 2020-03-03 Intersil Americas LLC Method of fabricating a circuit module

Also Published As

Publication number Publication date
JP2000294713A (en) 2000-10-20

Similar Documents

Publication Publication Date Title
JP4669166B2 (en) Semiconductor device
TWI284972B (en) Leadframe, resin encapsulating mold, and method for making semiconductors using such leadframe and mold
JPH0890605A (en) Resin-sealing mold and production of semiconductor device
JP3934820B2 (en) Manufacturing method of semiconductor package using lead frame
JP2003224239A (en) Semiconductor device and its manufacturing method
CN101584044B (en) An integrated circuit package and a method for dissipating heat in an integrated circuit package
JP2003197663A (en) Semiconductor device and its manufacturing method, circuit board, and electronic instrument
US7795712B2 (en) Lead frame with non-conductive connective bar
JP4189161B2 (en) Lead frame, semiconductor device and manufacturing method thereof
JP2005085832A (en) Resin molding apparatus
TWI294680B (en)
JP3212527B2 (en) BGA type hollow semiconductor package with light irradiation window
JP4128088B2 (en) Manufacturing method of semiconductor device
JPH0574999A (en) Semiconductor device and its manufacture
JP5562819B2 (en) Manufacturing method of semiconductor device
JPH10209192A (en) Method for molding hollow semiconductor package
JP2535358B2 (en) Manufacturing method of mold part in electronic parts
JP2001196401A (en) Resin package forming method for semiconductor device
JP3123976B2 (en) Resin sealing mold for semiconductor device
JPH1012647A (en) Manufacture of semiconductor device
JP4225990B2 (en) Manufacturing method of semiconductor device
JPH11220087A (en) Lead frame, semiconductor device using the same and its manufacture
JP2003001674A (en) Resin molding apparatus
CN110767557A (en) Semiconductor device and manufacturing die thereof
JPH1126684A (en) Lead frame and its manufacture

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060201

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060418

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060522

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060718

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060901

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20061017

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061124

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070313

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070316

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees