JP3868966B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP3868966B2 JP3868966B2 JP2004179117A JP2004179117A JP3868966B2 JP 3868966 B2 JP3868966 B2 JP 3868966B2 JP 2004179117 A JP2004179117 A JP 2004179117A JP 2004179117 A JP2004179117 A JP 2004179117A JP 3868966 B2 JP3868966 B2 JP 3868966B2
- Authority
- JP
- Japan
- Prior art keywords
- solder
- semiconductor device
- insulating substrate
- main surface
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
Landscapes
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Description
(付記1) 第1主面に上部電極が設けられ、前記第1主面と相対向する第2主面に下部電極が設けられた絶縁基板と、前記上部電極の第1主面に設けられ、前記上部電極と電気的に接続された半導体素子と、前記下部電極と金属ベースの間に設けられたはんだ膜と、前記はんだ膜の0.1wt%以上、2wt%以下の範囲で前記はんだ膜に混入された樹脂粒子とを具備する半導体装置。
2 金属ベース
3 絶縁基板
4 下部電極
5 鉛フリーはんだ膜
6a、6b 半導体素子
7 上部電極
8 電極
9 ボンディングワイヤ
11 メッキ膜
12 ソルダーレジスト膜
13 マウント膜
14 樹脂粒子
15 Sn−Pbはんだ膜
16 銀ナノ粒子
Claims (2)
- 第1主面に上部電極が設けられ、前記第1主面と相対向する第2主面に下部電極が設けられた絶縁基板と、
前記上部電極の第1主面に設けられ、前記上部電極と電気的に接続された半導体素子と、
前記下部電極と金属ベースの間に設けられ、樹脂粒子及び金属ナノ粒子が混入された錫−鉛共晶はんだよりも溶融温度の高い鉛フリーはんだ膜と、
を具備することを特徴とする半導体装置。 - 前記鉛フリーはんだ膜は、錫−銅共晶はんだ或いは錫−銀共晶はんだであることを特徴とする請求項1に記載の半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004179117A JP3868966B2 (ja) | 2004-06-17 | 2004-06-17 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004179117A JP3868966B2 (ja) | 2004-06-17 | 2004-06-17 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006005111A JP2006005111A (ja) | 2006-01-05 |
JP3868966B2 true JP3868966B2 (ja) | 2007-01-17 |
Family
ID=35773231
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004179117A Expired - Fee Related JP3868966B2 (ja) | 2004-06-17 | 2004-06-17 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3868966B2 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2009035906A2 (en) * | 2007-09-11 | 2009-03-19 | Dow Corning Corporation | Composite, thermal interface material containing the composite, and methods for their preparation and use |
JP6130696B2 (ja) * | 2013-03-26 | 2017-05-17 | 田中貴金属工業株式会社 | 半導体装置 |
JP7046643B2 (ja) * | 2018-02-23 | 2022-04-04 | 株式会社ノリタケカンパニーリミテド | 放熱性基板 |
-
2004
- 2004-06-17 JP JP2004179117A patent/JP3868966B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2006005111A (ja) | 2006-01-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4972503B2 (ja) | 半導体パワーモジュール | |
TWI248384B (en) | Electronic device | |
JP3736452B2 (ja) | はんだ箔 | |
JP2009060101A (ja) | 電子機器 | |
JPWO2006075459A1 (ja) | はんだペースト、及び電子装置 | |
US9773721B2 (en) | Lead-free solder alloy, connecting member and a method for its manufacture, and electronic part | |
JP2009088476A (ja) | 半導体装置 | |
KR20080038028A (ko) | 기판에 전자 부품을 탑재하는 방법 및 솔더면을 형성하는방법 | |
US20040075168A1 (en) | Semiconductor device bonded on circuit board via coil spring | |
JP2001298051A (ja) | はんだ接続部 | |
JP2006066716A (ja) | 半導体装置 | |
JP3868966B2 (ja) | 半導体装置 | |
JP2007294530A (ja) | リードフレーム組立体 | |
JP2008294390A (ja) | モジュール構成 | |
JP6423147B2 (ja) | 電力用半導体装置およびその製造方法 | |
JP2008034514A (ja) | 半導体装置 | |
JP2008166432A (ja) | クラックを生じにくい半田接合部、該半田接続部を備える回路基板などの電子部品、半導体装置、及び電子部品の製造方法 | |
EP1039527A3 (en) | Semiconductor device mounting structure | |
JP2008016813A (ja) | パワー素子搭載用基板およびパワー素子搭載用基板の製造方法並びにパワーモジュール | |
JP3121734B2 (ja) | 半導体装置及び半導体装置バンプ用金属ボール | |
JP2005101165A (ja) | フリップチップ実装構造及びその実装用基板及び製造方法 | |
KR102465723B1 (ko) | 반도체 발광소자 | |
JP2006032447A (ja) | 半導体装置及びその製造方法 | |
JP3024506B2 (ja) | Siチップとパッケージの接続方法 | |
CN118116894A (zh) | 功率半导体封装结构、装置及其烧结方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20060725 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060801 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060913 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20061010 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20061011 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101020 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111020 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111020 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121020 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131020 Year of fee payment: 7 |
|
LAPS | Cancellation because of no payment of annual fees |