JP3867849B2 - 比較回路 - Google Patents
比較回路 Download PDFInfo
- Publication number
- JP3867849B2 JP3867849B2 JP2002120264A JP2002120264A JP3867849B2 JP 3867849 B2 JP3867849 B2 JP 3867849B2 JP 2002120264 A JP2002120264 A JP 2002120264A JP 2002120264 A JP2002120264 A JP 2002120264A JP 3867849 B2 JP3867849 B2 JP 3867849B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- comparison
- stage
- differential amplifier
- amplifier circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Analogue/Digital Conversion (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002120264A JP3867849B2 (ja) | 2001-06-29 | 2002-04-23 | 比較回路 |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001-198279 | 2001-06-29 | ||
| JP2001198279 | 2001-06-29 | ||
| JP2002120264A JP3867849B2 (ja) | 2001-06-29 | 2002-04-23 | 比較回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2003087100A JP2003087100A (ja) | 2003-03-20 |
| JP2003087100A5 JP2003087100A5 (enExample) | 2005-09-08 |
| JP3867849B2 true JP3867849B2 (ja) | 2007-01-17 |
Family
ID=26617849
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002120264A Expired - Fee Related JP3867849B2 (ja) | 2001-06-29 | 2002-04-23 | 比較回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3867849B2 (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102720560B1 (ko) * | 2019-08-20 | 2024-10-21 | 삼성전자주식회사 | 반도체 장치 및 반도체 장치의 신호 진폭 조절 방법 |
-
2002
- 2002-04-23 JP JP2002120264A patent/JP3867849B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2003087100A (ja) | 2003-03-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8421664B2 (en) | Analog-to-digital converter | |
| US10727852B2 (en) | Reduced noise dynamic comparator for a successive approximation register analog-to-digital converter | |
| US7626430B2 (en) | Triangular-wave generating apparatus incorporating capacitor | |
| CN111049525A (zh) | 一种超高速逐次逼近型模数转换器 | |
| US20200067499A1 (en) | Comparison circuit | |
| US10461763B2 (en) | Double data rate time interpolating quantizer with reduced kickback noise | |
| JP2010045579A (ja) | コンパレータ回路及びそれを有するアナログデジタルコンバータ | |
| CN112910447A (zh) | 一种低功耗的轨至轨输入摆幅的比较器电路 | |
| CN114679161A (zh) | 一种适用于中低精度高速低功耗adc的三级比较器系统 | |
| JP7488860B2 (ja) | 電子回路 | |
| Bekal et al. | An improved dynamic latch based comparator for 8-bit asynchronous SAR ADC | |
| JP3867849B2 (ja) | 比較回路 | |
| US12199631B2 (en) | Comparator and analog to digital converter | |
| WO2022059068A1 (ja) | 比較回路およびadコンバータ | |
| CN111147056A (zh) | 一种动态比较器、模数转换器和控制方法 | |
| CN1764069B (zh) | 电压电平转换器 | |
| US6710733B2 (en) | Comparator circuit | |
| US20070132498A1 (en) | Output circuit | |
| CN114884492A (zh) | 一种应用于模数转换器的基于Gm-CCO型的比较器电路 | |
| US12184238B2 (en) | Amplifier circuit | |
| KR102765231B1 (ko) | 위상 인터폴레이션 기반 시간영역 8배 인터폴레이팅 플래시 아날로그 디지털 컨버터의 선형성 개선시스템 | |
| US20250300669A1 (en) | Analog-to-digital conversion circuit and time-interleaved analog-to-digital conversion circuit | |
| TW202539183A (zh) | 類比數位轉換電路及時間交錯式類比數位轉換電路 | |
| CN120785346A (zh) | 模拟数字转换电路及时间交错式模拟数字转换电路 | |
| JP3077815B2 (ja) | パルス信号発生回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050310 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050310 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20060919 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20060921 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20061004 |
|
| LAPS | Cancellation because of no payment of annual fees |