JP3834436B2 - 半導体集積回路 - Google Patents

半導体集積回路 Download PDF

Info

Publication number
JP3834436B2
JP3834436B2 JP32079598A JP32079598A JP3834436B2 JP 3834436 B2 JP3834436 B2 JP 3834436B2 JP 32079598 A JP32079598 A JP 32079598A JP 32079598 A JP32079598 A JP 32079598A JP 3834436 B2 JP3834436 B2 JP 3834436B2
Authority
JP
Japan
Prior art keywords
discharge
line
integrated circuit
elements
breakdown voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP32079598A
Other languages
English (en)
Japanese (ja)
Other versions
JP2000151382A (ja
JP2000151382A5 (enExample
Inventor
晋一 秋田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
New Japan Radio Co Ltd
Original Assignee
New Japan Radio Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by New Japan Radio Co Ltd filed Critical New Japan Radio Co Ltd
Priority to JP32079598A priority Critical patent/JP3834436B2/ja
Publication of JP2000151382A publication Critical patent/JP2000151382A/ja
Publication of JP2000151382A5 publication Critical patent/JP2000151382A5/ja
Application granted granted Critical
Publication of JP3834436B2 publication Critical patent/JP3834436B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP32079598A 1998-11-11 1998-11-11 半導体集積回路 Expired - Fee Related JP3834436B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP32079598A JP3834436B2 (ja) 1998-11-11 1998-11-11 半導体集積回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP32079598A JP3834436B2 (ja) 1998-11-11 1998-11-11 半導体集積回路

Publications (3)

Publication Number Publication Date
JP2000151382A JP2000151382A (ja) 2000-05-30
JP2000151382A5 JP2000151382A5 (enExample) 2005-04-07
JP3834436B2 true JP3834436B2 (ja) 2006-10-18

Family

ID=18125338

Family Applications (1)

Application Number Title Priority Date Filing Date
JP32079598A Expired - Fee Related JP3834436B2 (ja) 1998-11-11 1998-11-11 半導体集積回路

Country Status (1)

Country Link
JP (1) JP3834436B2 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030002847A (ko) * 2001-06-29 2003-01-09 주식회사 하이닉스반도체 반도체 소자의 제조 방법
FR2911996A1 (fr) * 2007-01-31 2008-08-01 St Microelectronics Sa Protection des circuits electroniques integres contre les decharges electrostatiques.

Also Published As

Publication number Publication date
JP2000151382A (ja) 2000-05-30

Similar Documents

Publication Publication Date Title
US7593202B2 (en) Electrostatic discharge (ESD) protection circuit for multiple power domain integrated circuit
US11532936B2 (en) Electrostatic discharge (ESD) protection device
KR101145785B1 (ko) 집적회로
US9545041B2 (en) I/O device, method for providing ESD protection for an I/O device and ESD protection device for an I/O device
US7787224B2 (en) Protection circuit for an integrated circuit device
US7705404B2 (en) Electrostatic discharge protection device and layout thereof
US7889469B2 (en) Electrostatic discharge protection circuit for protecting semiconductor device
CN102292813B (zh) 用于基于隔离型nmos的esd箝位单元的系统和方法
JP2005064374A (ja) 半導体集積回路装置
US7420789B2 (en) ESD protection system for multi-power domain circuitry
CN104867922B (zh) 半导体集成电路装置以及使用该装置的电子设备
US6801417B2 (en) Semiconductor integrated circuit device
US6757147B1 (en) Pin-to-pin ESD-protection structure having cross-pin activation
US20060268477A1 (en) Apparatus for ESD protection
KR101239102B1 (ko) Ｅｓｄ보호 회로
US6774438B2 (en) Semiconductor integrated circuit device including an ESD protection circuit with an improved ESD protection capability for input or output circuit protection
CN101271891B (zh) 静电放电保护装置及其制造方法
KR102161796B1 (ko) 전기적 스트레스 보호회로 및 이를 포함하는 전자 장치
JP2011119415A (ja) 半導体集積装置
JP2000151382A (ja) 半導体集積回路
JP3800501B2 (ja) 半導体装置
KR20090009461A (ko) 정전기 방전 장치
KR101027348B1 (ko) 집적회로
KR20100085226A (ko) 이에쓰디 보호용 플로팅 몸체 지지엔모스
KR100861310B1 (ko) 정전기 방전 장치

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040531

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050107

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060627

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060711

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060724

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120728

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120728

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140728

Year of fee payment: 8

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees