JP3808357B2 - Wiring board - Google Patents

Wiring board Download PDF

Info

Publication number
JP3808357B2
JP3808357B2 JP2001379150A JP2001379150A JP3808357B2 JP 3808357 B2 JP3808357 B2 JP 3808357B2 JP 2001379150 A JP2001379150 A JP 2001379150A JP 2001379150 A JP2001379150 A JP 2001379150A JP 3808357 B2 JP3808357 B2 JP 3808357B2
Authority
JP
Japan
Prior art keywords
wiring
connection pad
conductor
region
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001379150A
Other languages
Japanese (ja)
Other versions
JP2003179176A (en
Inventor
秀憲 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2001379150A priority Critical patent/JP3808357B2/en
Publication of JP2003179176A publication Critical patent/JP2003179176A/en
Application granted granted Critical
Publication of JP3808357B2 publication Critical patent/JP3808357B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、半導体素子や圧電振動子等の電子部品を搭載するための配線基板に関するものである。
【0002】
【従来の技術】
従来、半導体素子や圧電振動子等の電子部品を搭載するための配線基板は、一般に、略四角板状のセラミックス材料から成り、上面に電子部品搭載部を有する絶縁基体と、該絶縁基体の電子部品搭載部より絶縁基体内部を介して側面に導出されている複数個の配線層と、前記絶縁基体の上面で、前記電子部品搭載部を取り囲むように形成されている枠状の金属層と、前記絶縁基体の下面外周部に形成されている複数個の接続パッドと、前記絶縁基体の側面に形成され、各配線層と各接続パッドとを電気的に接続する複数個のキャスタレーション導体とにより構成されており、絶縁基体の電子部品搭載部に電子部品を搭載するとともに、電子部品の信号用、接地用等の各電極を各配線層にボンディングワイヤ等の導電性接続部材を介して電気的に接続し、しかる後、絶縁基体上面の枠状金属層に電子部品を覆うようにして鉄−ニッケル−コバルト合金や鉄−ニッケル合金等から成る金属製の蓋体をロウ材等を介して接合し電子部品を封止することによって電子装置となる。
【0003】
かかる電子装置は、絶縁基体下面の外周部に形成した接続パッドとキャスタレーション導体の一部を外部電気回路基板の配線導体に錫−鉛半田等の半田を介し接続することによって外部電気回路基板に実装され、同時に電子部品の各電極は配線層とキャスタレーション導体と接続パッドとを介して外部電気回路に電気的に接続されることとなる。
【0004】
なお、前記キャスタレーション導体のうち、少なくとも電子部品の接地用の電極が接続されるもの(通常、全接続パッド中約20〜50%)は、一部が絶縁基体上面に形成されている枠状の金属層まで導出されており、枠状金属層を接地できるようになっている。
【0005】
また前記各キャスタレーション導体は絶縁基体の側面に垂直方向に形成されており、枠状金属層と接続されるキャスタレーション導体は絶縁基体の側面で下面部から上面部にかけて形成されている。
【0006】
更に前記各接続パッドおよびキャスタレーション導体の表面には、通常、半田との接続強度を高くするために、ニッケル層がめっき用電力の供給を不要とする無電解法によって被着形成されており、かかるニッケル層は無電解めっき液中の還元剤の分解生成物であるホウ素成分やリン成分の共析によりニッケルの結晶成長が阻害されて結晶の平均粒径が20nm未満の小さいものになっている。
【0007】
【発明が解決しようとする課題】
しかしながら、近時、各種電子装置は環境に対する悪影響を防止するため従来使用されている錫−鉛半田に代わり、錫−銀−ビスマス系、錫−銀−銅−ビスマス系等、鉛を含有しない、いわゆる鉛フリー半田を用いて外部電気回路基板に接続されるようになってきており、かかる鉛フリー半田は、従来の錫−鉛半田に比べて溶融時に流れやすいため電子装置を外部電気回路基板に実装するとき、半田がキャスタレーション導体を伝って絶縁基体上面の枠状金属層や枠状金属層に取着されている金属製蓋体にまで這い上がり、その結果、絶縁基体の接続パッドと、外部電気回路の配線導体との間に介在する半田の量が極めて少量となり、電子装置を外部回路基板に強固に実装することができないという欠点を有していた。
【0008】
また錫−銀−ビスマス系等の鉛フリー半田は、従来の錫−鉛半田に比べて、ビスマス等の成分が偏析し易いこと、接続パッドやキャスタレーション導体の表面被着形成されているニッケル層の結晶の平均粒径が20nm未満と小さくビスマスとの反応性が低いこと、配線基板の小型化により接続パッドおよびキャスタレーション導体も小さくなり、半田接合の面積が小さくなってきていること等から、外部電気回路基板の配線導体に電子装置の接続パッドとキャスタレーション導体の一部を錫−銀−ビスマス系等の鉛フリー半田を介して接続した際、鉛フリー半田のビスマス等の成分が偏析して接続が弱いものとなり、その結果、電子装置と外部電気回路基板とに熱が作用し、電子装置の絶縁基体と外部電気回路基板との間に両者の熱膨張係数の相違に起因する熱応力が発生した場合、この熱応力によって鉛フリー半田が接続パッドやキャスタレーション導体より剥離してしまい、電子装置の外部回路基板に対する接続信頼性が低いものとなってしまう欠点も有していた。
【0009】
本発明は、上記欠点に鑑み案出されたものであり、その目的は、接続パッドを外部電気回路基板の配線導体に鉛フリー半田を介して強固に接合し、それにより外部電気回路基板に強固にかつ高信頼性で実装することが可能な配線基板を提供することにある。
【0010】
【課題を解決するための手段】
本発明は上面に電子部品搭載部および該搭載部を取り囲む枠状の金属層を有し、下面の外周部に接続パッドを有する絶縁基体と、前記絶縁基体の側面に形成され、前記接続パッドと枠状の金属層とを接続するキャスタレーション導体とを具備する配線基板であって、前記キャスタレーション導体は、接続パッドから導出する第1領域と、前記枠状の金属層から導出する第2領域とから成り、前記第1領域と第2領域は、前記絶縁基体の側面の幅方向に位置がずれているとともに前記絶縁基体内部に形成された内部配線層を介して接続されており、かつ前記接続パッドおよび/または第1領域の表面に、結晶の平均粒径が100nm以上のニッケル層が被着されていることを特徴とするものである。
【0011】
また本発明の配線基板は、前記接続パッドおよび/または第1領域の表面に被着したニッケル層の厚さが2μm以上であることを特徴とするものである。
【0012】
本発明の配線基板によれば、絶縁基体上面に形成されている枠状金属層と絶縁基体下面に形成されている接続パッドとを電気的に接続するキャスタレーション導体を、接続パッドから導出する第1領域と、金属層から導出する第2領域とにより構成するとともに、前記第1領域と第2領域を絶縁基体側面の幅方向に位置をずらせたことから接続パッドと外部電気回路の配線導体とを鉛フリー半田を用いて接続したとしても、鉛フリー半田がキャスタレーション導体を伝って枠状金属層や金属製蓋体にまで這い上がることはなく、その結果、接続パッドと外部電気回路基板の配線導体との間に十分な量の半田を介在させることができ、配線基板(電子装置)を外部電気回路基板に極めて強固に接続することができる。
【0013】
また、本発明の配線基板によれば、接続パッドおよび/またはキャスタレーション導体の第1領域の表面に、結晶の平均粒径を100nm以上とし鉛フリー半田中のビスマス成分との反応性を良くしたニッケル層を、例えば2μm以上の厚に被着させたことから接続パッドと該接続パッドから導出するキャスタレーション導体の第1領域の表面とを外部電気回路の配線導体に鉛フリー半田を用いて接続した際、鉛フリー半田中のビスマス成分が偏析しようとしても、このビスマス成分はニッケルとの間で金属間化合物を生成しビスマス成分が効果的に吸収されて偏析が有効に防止され、その結果、配線基板の接続パッド及びキャスタレーション導体の第1領域と外部電気回路基板の配線導体とは錫−銀−ビスマス系等の鉛フリー半田を介して強固に接続され、配線基板と外部電気回路基板に熱が作用し、両者間に両者の熱膨張係数の相違に起因する熱応力が発生したとしても該熱応力によって鉛フリー半田が接続パッドやキャスタレーション導体より剥離することはなく、接続パッドを外部電気回路基板の配線導体に強固に、かつ高信頼性で接続させることが可能となる。
【0014】
【発明の実施の形態】
次に、本発明を添付図面に基づき詳細に説明する。
図1(a)乃至(c)は、本発明の配線基板を半導体素子を収容する半導体素子収納用パッケージに適用した場合の一実施例を示し、1は絶縁基体、2は配線層、3は枠状金属層、4は接続パッド、5はキャスタレーション導体である。この絶縁基体1、配線層2、枠状金属層3、接続パッド4及びキャスタレーション導体5により半導体素子6を搭載するための配線基板7が形成される。
【0015】
前記絶縁基体1は、酸化アルミニウム質焼結体、窒化アルミニウム質焼結体、ムライト質焼結体、ガラスセラミック焼結体等の電気絶縁材料から成り、その上面に半導体素子6を搭載する搭載部を有し、該搭載部に半導体素子6がガラス、樹脂、ロウ材等の接着材を介して接着固定される。
【0016】
前記絶縁基体1は、例えば、酸化アルミニウム質焼結体から成る場合には、酸化アルミニウム、酸化珪素、酸化カルシウム、酸化マグネシウム等の原料粉末に適当な有機バインダー、溶剤を添加混合して泥漿状のセラミックスラリーとなし、次に前記セラミックスラリーを従来周知のドクターブレード法やカレンダーロール法等のシート成形技術によりシート状となして所定形状のセラミックグリーンシート(セラミック生シート)を得る、最後に前記セラミックグリーンシートを複数枚積層するとともに還元雰囲気中、約1600℃の温度で焼成することによって製作される。
【0017】
また前記絶縁基体1はその上面の半導体素子6が搭載される搭載部周囲から絶縁基体1の内部を介し側面にかけて複数個の配線層2が形成されており、該配線層2は半導体素子6の信号用、接地用の各電極を接続パッド4に接続するための導電路として作用し、搭載部側の一端には半導体素子6の信号用、接地用等の電極がボンディングワイヤ8を介して電気的に接続される。
【0018】
前記配線層2はタングステン、モリブデン、マンガン、銅、銀、金、パラジウム等の金属粉末から成り、タングステン等の金属粉末に適当な有機バインダーや溶剤を添加混合して得た金属ペーストを絶縁基体1となるセラミックグリーンシートに予め従来周知のスクリーン印刷法により所定パターンに印刷塗布しておくことによって絶縁基体1の上面から絶縁基体1の内部を介し側面にかけて被着形成される。
【0019】
また前記絶縁基体1はその上面で、半導体素子6が搭載される搭載部を取り囲むようにして枠状の金属層3が被着されており、該枠状の金属層3は後述する金属製蓋体9を絶縁基体1に取着させる際の下地金属層として作用し、タングステン、モリブデン、マンガン、銅、銀、金、パラジウム等の金属粉末により形成されている。
【0020】
前記枠状金属層3には金属製蓋体9が金−錫等のロウ材を介してロウ付け取着され、これによって絶縁基体1の半導体素子搭載部に搭載されている半導体素子6は大気から気密に封止されることとなる。
【0021】
なお、前記枠状金属層3は前述の配線層2と同様の方法によって絶縁基体1の上面で、半導体素子搭載部を取り囲むように形成される。
【0022】
更に前記絶縁基体1の下面外周部には複数個の接続パッド4が形成されており、該接続パッド4は外部電気回路基板の配線導体に鉛フリー半田を介して接続され、半導体素子6の信号用、接地用の各電極を外部電気回路に電気的に接続する作用をなす。
【0023】
前記接続パッド4は、タングステン、モリブデン、マンガン、銅、銀、金、パラジウム等の金属粉末より成り、前述の配線層2と同様の方法によって絶縁基体1の下面外周部に所定形状に形成される。
【0024】
また更に前記絶縁基体1はその側面に複数個のキャスタレーション導体5(絶縁基体1の側面に断面半円状の凹部を設け、該凹部内に形成されている導体)が被着されており、該キャスタレーション導体5は配線層2と接続パッド4とを電気的に接続する作用をなす。
【0025】
前記キャスタレーション導体5はタングステン、モリブデン、マンガン、銅、銀、金、パラジウム等の金属粉末より成り、絶縁基体1となるセラミックグリーンシートの側面に打ち抜き加工法により半円形の凹部を形成するとともに該凹部内にタングステン等の金属粉末に適当な有機バインダーや溶剤を添加混合して得た金属ペーストを予め従来周知のスクリーン印刷法により所定パターンに印刷塗布しておくことによって絶縁基体1の側面に所定形状に形成される。
【0026】
前記キャスタレーション導体5はまた半導体素子6の接地用の電極と導通する配線層2に接続されるものについては一部が絶縁基体1上面の枠状金属層3にまで導出されており、枠状金属層3を接地するようになっている。
【0027】
なお、前記配線層2および枠状の金属層3は、その露出する表面に、ニッケル、金等の耐蝕性やボンディングワイヤ8のボンディング性、ロウ材の濡れ性等が良好な金属から成るめっき層を被着させておくと配線層2や枠状の金属層3等の酸化腐食を有効に防止することができるとともに枠状金属層3への金属製蓋体9の取着等が確実、強固となる。従って、前記配線層2および枠状の金属層3は、その露出する表面に、ニッケル、金等の耐蝕性やボンディング性、ロウ材の濡れ性等が良好な金属をめっき法により被着させておくことが好ましく、特に、例えば、厚さ1〜10μmのニッケルめっき層、0.05〜3μmの厚さの金めっき層を順次被着させておくことが好ましい。
【0028】
この場合、金めっき層の厚みは、被着する部位や金めっき層の結晶配向等に応じて異なる厚みとしてもよく、例えば、金めっき層のX線回折における結晶配向を極力(111)面に揃えるようにするとともに、ボンディングワイヤ8が接続される領域も含め、全域で約0.3〜1μmとするようにしてもよく、ロウ付け用の領域のみ約0.3μm以下の薄いものとし、錫−金の脆い金属間化合物の生成を抑えてロウ付けの信頼性をより一層高めるようにしてもよい。
【0029】
かくして本発明の配線基板7によれば、絶縁基体1上面の搭載部に半導体素子6を搭載するとともに半導体素子6の信号用、接地用の各電極を配線層2にボンディングワイヤ8を介して接続し、しかる後、絶縁基体1上面の枠状金属層3に鉄−ニッケル−コバルト合金や鉄−ニッケル合金等からなる金属製蓋体9をロウ材等を介して接合させ、金属製蓋体9で半導体素子6を気密に封止することによって製品としての電子装置(半導体装置)が完成する。
【0030】
かかる半導体装置は絶縁基体1下面外周部の接続パッド4を外部電気回路基板の配線導体に鉛フリー半田を介して接続することによって外部電気回路基板上に実装され、同時に半導体素子6の信号用、接地用の各電極が外部電気回路基板の配線導体に電気的に接続される。
【0031】
本発明の配線基板7においてはキャスタレーション導体5のうち枠状金属層3と接続パッド4とを接続しているキャスタレーション導体5aを図2に示すように接続パッド4から導出する第1領域5bと、枠状の金属層3から導出する第2領域5cとに分け、第1領域5bと第2領域5cとを絶縁基体1側面の幅方向に位置をずらせておくとともに絶縁基体1内部で内部配線層10を介して電気的に接続しておくことが重要である。
【0032】
前記枠状金属層3と接続パッド4とを接続しているキャスタレーション導体5aを接続パッド4から導出する第1領域5bと、枠状金属層3から導出する第2領域5cとに分け、各々を絶縁基体1側面の幅方向に位置をずらせておくと接続パッド4と外部電気回路の配線導体とを鉛フリー半田を用いて接続したとしても、鉛フリー半田がキャスタレーション導体を伝って枠状金属層3や金属製蓋体9にまで這い上がることはなく、その結果、接続パッド4と外部電気回路基板の配線導体との間に十分な量の半田を介在させることができ、配線基板(電子装置)を外部電気回路基板に極めて強固に接続することができる。
【0033】
なお、前記枠状金属層3と接続パッド4とを接続しているキャスタレーション導体5aの第1領域5bと第2領域5cとの分割位置は、使用する半田の種類や、絶縁基体1の厚さ、配線層2の設計上の都合等に応じて適宜決めるようにすればよく、例えば、キャスタレーション導体5aが直径0.3mm〜0.7mmの半円状で、半田として錫−銀−ビスマス系半田を用いる場合であれば、第1領域5bの長さを0.3mm〜1mmの範囲とすればよい。
【0034】
また本発明においては図3に示すごとく、接続パッド4および/またはキャスタレーション導体5のうち接続パッド4から導出する第1領域5bの表面に、結晶の平均粒径が100nm以上のニッケル層11を被着させておくことが重要である。
【0035】
このように接続パッド4やキャスタレーション導体5の第1領域5bの表面に結晶の平均粒径が100nm以上と大きいニッケル層11を被着形成しておくと該結晶の平均粒径が大きいニッケル層11は接続パッド4と該接続パッド4から導出するキャスタレーション導体5の第1領域5bの表面とを外部電気回路の配線導体に鉛フリー半田を用いて接続する際、鉛フリー半田中のビスマス成分が偏析しようとしても、このビスマス成分はニッケルとの間で金属間化合物を生成しビスマス成分が効果的に吸収されて偏析が有効に防止され、その結果、配線基板7の接続パッド4及びキャスタレーション導体5の第1領域5bと外部電気回路基板の配線導体とは錫−銀−ビスマス系等の鉛フリー半田を介して強固に接続され、配線基板7と外部電気回路基板に熱が作用し、両者間に両者の熱膨張係数の相異に起因する熱応力が発生したとしても該熱応力によって鉛フリー半田が接続パッド4やキャスタレーション導体5の第1領域5bより剥離することはなく、接続パッド4を外部電気回路基板の配線導体に強固に、かつ高信頼性で接続させることが可能となる。
【0036】
なお、前記結晶の平均粒径が100nm以上のニッケル層11は、例えば、ホウ素系還元剤を使用する無電解めっき法で粒径が100nm未満(通常は20nm未満)のニッケル層を接続パッド4およびキャスタレーション導体5の表面に被着させた後、このニッケル層を約800℃で熱処理し結晶を成長させること等によって形成することができる。
【0037】
また前記ニッケル層11は結晶の平均粒径が100nm未満であると鉛フリー半田中のビスマス等の成分の偏析を有効に防止することができず、接続パッド4を外部電気回路基板の配線導体に強固に、かつ高信頼性で接続させることができない。従って、前記ニッケル層11は結晶の平均粒径が100nm以上のものに特定される。特に、ニッケル層11の結晶の平均粒径を200〜4000nm(0.2μm〜4μm)の範囲としておくと、結晶面がより大きくなると同時に適度に粒界が存在して、より一層確実にビスマス成分を吸収することができるとともに前記粒界でニッケル層11の内部応力を緩和して接続パッド4やキャスタレーション導体5に対してニッケル層11をより一層強固に被着させることができる。従って、前記ニッケル層11は、結晶の平均粒径を200nm〜4000nm(0.2μm〜4μm)の範囲とすることが好ましい。
【0038】
更に前記ニッケル層11は、その厚みを2μm以上としておくと鉛フリー半田中のビスマス等の成分とニッケル層11のニッケルとが良好に金属間化合物を生成して、鉛フリー半田中のビスマス等の成分の偏析を有効に防止することができ、これによって接続パッド4を外部電気回路基板の配線導体に強固に、かつ高信頼性で接続させることができる。従って、前記ニッケル層11はその厚みを2μm以上としておくことが好ましい。
【0039】
また更に、前記ニッケル層11は、その露出表面に金層(図示せず)を、例えば0.05〜3μmの厚さで被着させておくと、酸化腐蝕を効果的に防止することができ、鉛フリー半田等の接続の信頼性をより一層良好にすることができる。従って、前記ニッケル層11は、その露出表面に金層を、例えば0.05〜3μmの厚さで被着させておくことが好ましい。
【0040】
更にまた前記キャスタレーション導体5の接続パッド4から導出する第1領域5bは、図4に示すように、その内側に突出する突出部12を形成しておけば接続パッド4を外部電気回路基板の配線導体に半田を介して接合するとき、前記突出部12が半田の中に食い込むようにして接合されて接合強度がより一層強固となる。従って、前記キャスタレーション導体5の接続パッド4から導出する第1領域5bは、図4に示すように、その内側に突出する突出部12を形成しておくことが好ましい。
【0041】
なお、本発明は上述の実施例に限定されるものではなく、本発明の要旨を逸脱しない範囲であれば種々の変更は可能であり、例えば、上述の実施例では本発明の配線基板を半導体素子を収容する半導体素子収納用パッケージに適用したが、混成集積回路基板等の他の用途に適用してもよい。
【0042】
【発明の効果】
本発明の配線基板によれば、絶縁基体上面に形成されている枠状金属層と絶縁基体下面に形成されている接続パッドとを電気的に接続するキャスタレーション導体を、接続パッドから導出する第1領域と、金属層から導出する第2領域とにより構成するとともに、前記第1領域と第2領域を絶縁基体側面の幅方向に位置をずらせたことから接続パッドと外部電気回路の配線導体とを鉛フリー半田を用いて接続したとしても、鉛フリー半田がキャスタレーション導体を伝って枠状金属層や金属製蓋体にまで這い上がることはなく、その結果、接続パッドと外部電気回路基板の配線導体との間に十分な量の半田を介在させることができ、配線基板(電子装置)を外部電気回路基板に極めて強固に接続することができる。
【0043】
また、本発明の配線基板によれば、接続パッドおよび/またはキャスタレーション導体の第1領域の表面に、結晶の平均粒径を100nm以上とし鉛フリー半田中のビスマス成分との反応性を良くしたニッケル層を、例えば2μm以上の厚に被着させたことから接続パッドと該接続パッドから導出するキャスタレーション導体の第1領域の表面とを外部電気回路の配線導体に鉛フリー半田を用いて接続した際、鉛フリー半田中のビスマス成分が偏析しようとしても、このビスマス成分はニッケルとの間で金属間化合物を生成しビスマス成分が効果的に吸収されて偏析が有効に防止され、その結果、配線基板の接続パッド及びキャスタレーション導体の第1領域と外部電気回路基板の配線導体とは錫−銀−ビスマス系等の鉛フリー半田を介して強固に接続され、配線基板と外部電気回路基板に熱が作用し、両者間に両者の熱膨張係数の相異に起因する熱応力が発生したとしても該熱応力によって鉛フリー半田が接続パッドやキャスタレーション導体より剥離することはなく、接続パッドを外部電気回路基板の配線導体に強固に、かつ高信頼性で接続させることが可能となる。
【図面の簡単な説明】
【図1】(a)(b)(c)は本発明の配線基板の一実施例を示す側面図、平面図、底面図である。
【図2】本発明の配線基板の要部拡大斜視図である。
【図3】本発明の配線基板の要部拡大断面図である。
【図4】本発明の配線基板の他の実施例の要部拡大図である。
【符号の説明】
1・・・・・絶縁基体
2・・・・・配線層
3・・・・・枠状の金属層
4・・・・・接続パッド
5・・・・・キャスタレーション導体
5a・・・・接続パッドと枠状金属層とを接続しているキャスタレーション導体
5b・・・・第1領域
5c・・・・第2領域
6・・・・・半導体素子
7・・・・・配線基板
8・・・・・ボンディングワイヤ
9・・・・・蓋体
10・・・・内部配線層
11・・・・ニッケル層
12・・・・突出部
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a wiring board for mounting electronic components such as semiconductor elements and piezoelectric vibrators.
[0002]
[Prior art]
2. Description of the Related Art Conventionally, wiring boards for mounting electronic components such as semiconductor elements and piezoelectric vibrators are generally made of a substantially square plate-like ceramic material and have an electronic component mounting portion on the upper surface, and the electronic of the insulating substrate. A plurality of wiring layers led out from the component mounting portion to the side surface through the inside of the insulating base, and a frame-shaped metal layer formed on the upper surface of the insulating base so as to surround the electronic component mounting portion; A plurality of connection pads formed on the outer peripheral portion of the lower surface of the insulating base, and a plurality of castellation conductors formed on the side surface of the insulating base and electrically connecting each wiring layer and each connection pad. The electronic component is mounted on the electronic component mounting portion of the insulating base, and each electrode for signal and grounding of the electronic component is electrically connected to each wiring layer via a conductive connecting member such as a bonding wire. After that, a metal lid made of iron-nickel-cobalt alloy or iron-nickel alloy is joined to the frame-like metal layer on the upper surface of the insulating base with a brazing material or the like so as to cover the electronic component. By sealing the electronic component, an electronic device is obtained.
[0003]
In such an electronic device, a connection pad formed on the outer peripheral portion of the lower surface of the insulating base and a part of the castellation conductor are connected to the wiring conductor of the external electric circuit board via a solder such as tin-lead solder to the external electric circuit board. At the same time, each electrode of the electronic component is electrically connected to the external electric circuit via the wiring layer, the castellation conductor, and the connection pad.
[0004]
Among the castellation conductors, at least a grounding electrode of an electronic component is connected (usually about 20 to 50% of all connection pads), a part of which is formed on the upper surface of the insulating base. The metal layer is led out so that the frame-like metal layer can be grounded.
[0005]
Each of the castellation conductors is formed in a direction perpendicular to the side surface of the insulating base, and the castellation conductor connected to the frame-like metal layer is formed from the bottom surface to the top surface on the side surface of the insulating base.
[0006]
Furthermore, on the surface of each connection pad and castellation conductor, in order to increase the connection strength with the solder, a nickel layer is usually formed by an electroless method that does not require the supply of power for plating, Such a nickel layer has a small average crystal grain size of less than 20 nm because the crystal growth of nickel is inhibited by the eutectoid of the boron component and phosphorus component which are decomposition products of the reducing agent in the electroless plating solution. .
[0007]
[Problems to be solved by the invention]
However, recently, various electronic devices tin is conventionally used to prevent an adverse effect against the environment - instead lead solder, tin - silver - bismuth, tin - silver - copper - bismuth or the like, contain lead The so-called lead-free solder is used to connect to an external electric circuit board, and such a lead-free solder is easier to flow at the time of melting than a conventional tin-lead solder. When mounting on the board, the solder crawls up to the frame-like metal layer on the upper surface of the insulating base or the metal lid attached to the frame-like metal layer through the castellation conductor, and as a result, the connection pad of the insulating base. In addition, the amount of solder interposed between the wiring conductors of the external electric circuit is extremely small, and the electronic device cannot be firmly mounted on the external circuit board.
[0008]
Also, lead-free solders such as tin-silver-bismuth are easier to segregate components such as bismuth than conventional tin-lead solders, and nickel layers are formed on the surface of connection pads and castellation conductors. From the fact that the average grain size of the crystal is less than 20 nm and the reactivity with bismuth is low, the size of the wiring board is reduced, the connection pads and castellation conductors are also reduced, and the area of the solder joint is reduced. When a part of the connection pad of the electronic device and the castoration conductor are connected to the wiring conductor of the external electric circuit board via a lead-free solder such as a tin-silver-bismuth system, components such as bismuth of the lead-free solder are segregated. As a result, the heat is applied to the electronic device and the external electric circuit board, and the thermal expansion coefficient between the insulating base of the electronic device and the external electric circuit board is reduced. When the thermal stress due to the difference of the lead occurs, the lead-free solder is peeled off from the connection pad and the castellation conductor due to the thermal stress, and the connection reliability to the external circuit board of the electronic device becomes low. Also had.
[0009]
The present invention has been devised in view of the above disadvantages, and its purpose is to firmly connect the connection pad to the wiring conductor of the external electric circuit board via lead-free solder, thereby firmly connecting to the external electric circuit board. Another object of the present invention is to provide a wiring board that can be mounted with high reliability.
[0010]
[Means for Solving the Problems]
This onset Ming has a frame-like metal layer surrounding the electronic component mounting portion and the mounting portion on the upper surface, an insulating substrate having a connection pad on the outer periphery of the lower surface, are formed on the side surface of the insulating substrate, the connection A wiring board having a castellation conductor for connecting a pad and a frame-shaped metal layer , wherein the castellation conductor is a first region derived from a connection pad and a first region derived from the frame-shaped metal layer. composed of a second region, the first region and the second region are connected via the internal wiring layer formed inside the insulating substrate with is displaced in the width direction of the side surface of the insulating substrate, and the connection pads and / or the surface of the first area, the average particle diameter is more than 100nm of the nickel layer of the crystal is characterized in that it is deposited.
[0011]
In the wiring board of the present invention, the thickness of the nickel layer deposited on the surface of the connection pad and / or the first region is 2 μm or more.
[0012]
According to the wiring board of the present invention, the castellation conductor that electrically connects the frame-shaped metal layer formed on the upper surface of the insulating base and the connection pad formed on the lower surface of the insulating base is led out from the connection pad. 1 region and a second region derived from the metal layer, and since the first region and the second region are shifted in the width direction of the side surface of the insulating base, the connection pad and the wiring conductor of the external electric circuit Even if the lead-free solder is connected using lead-free solder, the lead-free solder does not crawl up to the frame-like metal layer or metal lid through the castellation conductor. A sufficient amount of solder can be interposed between the wiring conductor and the wiring board (electronic device) can be connected to the external electric circuit board very firmly.
[0013]
Further, according to the wiring board of the present invention, the connection pads and / or the surface of the first region of the castellations conductors, and an average grain size of the crystal and more than 100nm good reactivity with bismuth component in lead-free solder The nickel layer is deposited to a thickness of, for example, 2 μm or more, so that the connection pad and the surface of the first region of the castellation conductor derived from the connection pad are used for the wiring conductor of the external electric circuit using lead-free solder. Even when the bismuth component in the lead-free solder tends to segregate when connected, this bismuth component forms an intermetallic compound with nickel and the bismuth component is effectively absorbed, effectively preventing segregation. The connection pads of the wiring board and the first area of the castellation conductor and the wiring conductor of the external electric circuit board are connected via lead-free solder such as tin-silver-bismuth system. Even if heat is applied to the wiring board and the external electric circuit board and thermal stress is generated between them due to the difference in thermal expansion coefficient between them, lead-free solder is connected to the connection pads and casters by the thermal stress. The connection pad is not peeled off from the connection conductor, and the connection pad can be connected to the wiring conductor of the external electric circuit board firmly and with high reliability.
[0014]
DETAILED DESCRIPTION OF THE INVENTION
Next, the present invention will be described in detail with reference to the accompanying drawings.
FIGS. 1A to 1C show an embodiment in which the wiring board of the present invention is applied to a package for housing a semiconductor element for housing a semiconductor element, wherein 1 is an insulating substrate, 2 is a wiring layer, 3 is A frame-shaped metal layer, 4 is a connection pad, and 5 is a castellation conductor. The insulating substrate 1, the wiring layer 2, the frame-shaped metal layer 3, the connection pad 4 and the castellation conductor 5 form a wiring substrate 7 for mounting the semiconductor element 6.
[0015]
The insulating substrate 1 is made of an electrically insulating material such as an aluminum oxide sintered body, an aluminum nitride sintered body, a mullite sintered body, or a glass ceramic sintered body, and a mounting portion on which a semiconductor element 6 is mounted. The semiconductor element 6 is bonded and fixed to the mounting portion via an adhesive such as glass, resin, or brazing material.
[0016]
When the insulating substrate 1 is made of, for example, an aluminum oxide sintered body, a suitable organic binder and solvent are added to and mixed with raw material powders such as aluminum oxide, silicon oxide, calcium oxide, and magnesium oxide to form a mud-like shape. Next, the ceramic slurry is formed into a sheet shape by a sheet forming technique such as a conventionally known doctor blade method or calendar roll method to obtain a ceramic green sheet (ceramic raw sheet) having a predetermined shape. It is manufactured by laminating a plurality of green sheets and firing them at a temperature of about 1600 ° C. in a reducing atmosphere.
[0017]
The insulating base 1 is formed with a plurality of wiring layers 2 from the periphery of the mounting portion on which the semiconductor element 6 on the upper surface is mounted to the side surface through the inside of the insulating base 1. The signal and ground electrodes act as conductive paths for connecting to the connection pads 4, and the signal and ground electrodes of the semiconductor element 6 are electrically connected via bonding wires 8 at one end on the mounting portion side. Connected.
[0018]
The wiring layer 2 is made of a metal powder such as tungsten, molybdenum, manganese, copper, silver, gold, palladium, etc., and a metal paste obtained by adding and mixing an appropriate organic binder or solvent to the metal powder such as tungsten is used as the insulating substrate 1. The ceramic green sheet to be formed is preliminarily printed and applied in a predetermined pattern by a well-known screen printing method so that the ceramic green sheet is deposited from the upper surface of the insulating substrate 1 to the side surface through the inside of the insulating substrate 1.
[0019]
The insulating base 1 is covered with a frame-shaped metal layer 3 so as to surround the mounting portion on which the semiconductor element 6 is mounted on the upper surface of the insulating substrate 1, and the frame-shaped metal layer 3 is a metal lid described later. It acts as a base metal layer when the body 9 is attached to the insulating substrate 1, and is formed of metal powder such as tungsten, molybdenum, manganese, copper, silver, gold, palladium.
[0020]
A metal lid 9 is brazed and attached to the frame-shaped metal layer 3 via a brazing material such as gold-tin, so that the semiconductor element 6 mounted on the semiconductor element mounting portion of the insulating base 1 is in the atmosphere. It will be sealed airtight.
[0021]
The frame-shaped metal layer 3 is formed on the upper surface of the insulating substrate 1 so as to surround the semiconductor element mounting portion by the same method as the wiring layer 2 described above.
[0022]
Further, a plurality of connection pads 4 are formed on the outer peripheral portion of the lower surface of the insulating base 1, and the connection pads 4 are connected to the wiring conductor of the external electric circuit board via lead-free solder, and the signal of the semiconductor element 6 Each electrode for grounding and grounding is electrically connected to an external electric circuit.
[0023]
The connection pad 4 is made of a metal powder such as tungsten, molybdenum, manganese, copper, silver, gold, or palladium, and is formed in a predetermined shape on the outer periphery of the lower surface of the insulating substrate 1 by the same method as that for the wiring layer 2 described above. .
[0024]
Furthermore, the insulating base 1 is coated with a plurality of castoration conductors 5 (conductors provided with a semicircular recess in the side face of the insulating base 1 and formed in the recess) on the side surface, The castellation conductor 5 serves to electrically connect the wiring layer 2 and the connection pad 4.
[0025]
The castellation conductor 5 is made of a metal powder such as tungsten, molybdenum, manganese, copper, silver, gold, palladium, etc., and a semicircular recess is formed on the side surface of the ceramic green sheet serving as the insulating substrate 1 by a punching method. A metal paste obtained by adding and mixing a suitable organic binder or solvent to a metal powder such as tungsten in the recess is preliminarily printed in a predetermined pattern by a well-known screen printing method, and then predetermined on the side surface of the insulating substrate 1. It is formed into a shape.
[0026]
A part of the castellation conductor 5 connected to the wiring layer 2 electrically connected to the grounding electrode of the semiconductor element 6 is led out to the frame-like metal layer 3 on the upper surface of the insulating base 1. The metal layer 3 is grounded.
[0027]
The wiring layer 2 and the frame-like metal layer 3 are plated layers made of a metal having good corrosion resistance such as nickel and gold, bonding property of the bonding wire 8, and wettability of the brazing material on the exposed surface. Can effectively prevent oxidative corrosion of the wiring layer 2 and the frame-shaped metal layer 3, and the attachment of the metal lid body 9 to the frame-shaped metal layer 3 is ensured and strong. It becomes. Therefore, the wiring layer 2 and the frame-shaped metal layer 3 are formed by depositing a metal having good corrosion resistance, bonding property, brazing material, etc., such as nickel and gold on the exposed surface by a plating method. In particular, for example, it is preferable to sequentially deposit, for example, a nickel plating layer having a thickness of 1 to 10 μm and a gold plating layer having a thickness of 0.05 to 3 μm.
[0028]
In this case, the thickness of the gold plating layer may be different depending on the part to be deposited, the crystal orientation of the gold plating layer, etc. For example, the crystal orientation in the X-ray diffraction of the gold plating layer is as much as possible to the (111) plane. In addition, the entire region including the region to which the bonding wire 8 is connected may be about 0.3 to 1 μm, and only the brazing region should be thin with a thickness of about 0.3 μm or less. -Generation | occurrence | production of the gold | metal brittle intermetallic compound may be suppressed, and you may make it improve the reliability of brazing further.
[0029]
Thus, according to the wiring substrate 7 of the present invention, the semiconductor element 6 is mounted on the mounting portion on the upper surface of the insulating base 1 and the signal and ground electrodes of the semiconductor element 6 are connected to the wiring layer 2 via the bonding wires 8. Thereafter, a metal lid body 9 made of iron-nickel-cobalt alloy, iron-nickel alloy, or the like is joined to the frame-like metal layer 3 on the upper surface of the insulating base 1 via a brazing material or the like. Thus, the semiconductor device 6 is hermetically sealed to complete an electronic device (semiconductor device) as a product.
[0030]
Such a semiconductor device is mounted on the external electric circuit board by connecting the connection pads 4 on the outer periphery of the lower surface of the insulating base 1 to the wiring conductor of the external electric circuit board via lead-free solder, and at the same time for the signal of the semiconductor element 6, Each electrode for grounding is electrically connected to the wiring conductor of the external electric circuit board.
[0031]
In the wiring board 7 of the present invention, the caster conductor 5a connecting the frame-like metal layer 3 and the connection pad 4 out of the caster conductor 5 is led out from the connection pad 4 as shown in FIG. And the second region 5c derived from the frame-shaped metal layer 3, and the first region 5b and the second region 5c are displaced in the width direction of the side surface of the insulating base 1 and are internally formed inside the insulating base 1. It is important to be electrically connected via the wiring layer 10.
[0032]
The castellation conductor 5a connecting the frame-shaped metal layer 3 and the connection pad 4 is divided into a first region 5b derived from the connection pad 4 and a second region 5c derived from the frame-shaped metal layer 3, Is shifted in the width direction of the side surface of the insulating base 1, even if the connection pad 4 and the wiring conductor of the external electric circuit are connected using lead-free solder, the lead-free solder travels along the castellation conductor to form a frame shape. As a result, a sufficient amount of solder can be interposed between the connection pad 4 and the wiring conductor of the external electric circuit board. Electronic device) can be connected to the external electric circuit board very firmly.
[0033]
The dividing position of the first region 5b and the second region 5c of the castellation conductor 5a that connects the frame-shaped metal layer 3 and the connection pad 4 depends on the type of solder used and the thickness of the insulating substrate 1. The cast layer conductor 5a may be a semicircular shape having a diameter of 0.3 mm to 0.7 mm and tin-silver-bismuth as solder. If a system solder is used, the length of the first region 5b may be in the range of 0.3 mm to 1 mm.
[0034]
In the present invention, as shown in FIG. 3, the nickel layer 11 having an average crystal grain size of 100 nm or more is formed on the surface of the first region 5 b derived from the connection pad 4 of the connection pad 4 and / or the castellation conductor 5. It is important to keep it attached.
[0035]
In this way, when the nickel layer 11 having a large average grain size of 100 nm or more is deposited on the surface of the connection pad 4 or the first region 5b of the castor conductor 5, the nickel layer having a large average grain size. Reference numeral 11 denotes a bismuth component in the lead-free solder when the connection pad 4 and the surface of the first region 5b of the castellation conductor 5 derived from the connection pad 4 are connected to the wiring conductor of the external electric circuit using lead-free solder. This bismuth component forms an intermetallic compound with nickel and effectively absorbs the bismuth component to prevent segregation effectively. As a result, the connection pads 4 and castellation of the wiring board 7 are prevented. The first region 5b of the conductor 5 and the wiring conductor of the external electric circuit board are firmly connected via lead-free solder such as tin-silver-bismuth system, and the wiring board 7 and the external circuit board are externally connected. Even if heat acts on the gas circuit board and a thermal stress is generated between the two due to the difference in thermal expansion coefficient between them, the lead-free solder causes the first region of the connection pad 4 or the castellation conductor 5 to be generated by the thermal stress. The connection pad 4 can be firmly and highly reliably connected to the wiring conductor of the external electric circuit board without peeling off from 5b.
[0036]
The nickel layer 11 having an average crystal grain size of 100 nm or more is formed by, for example, connecting the nickel layer having a grain size of less than 100 nm (usually less than 20 nm) by the electroless plating method using a boron-based reducing agent and the connection pads 4 and After being deposited on the surface of the castellation conductor 5, this nickel layer can be formed by heat treatment at about 800 ° C. to grow crystals.
[0037]
Further, when the average particle diameter of the crystal of the nickel layer 11 is less than 100 nm, segregation of components such as bismuth in lead-free solder cannot be effectively prevented, and the connection pad 4 is used as a wiring conductor of the external electric circuit board. It cannot be connected firmly and with high reliability. Therefore, the nickel layer 11 is specified to have an average crystal grain size of 100 nm or more. In particular, when the average grain size of the crystal of the nickel layer 11 is set in the range of 200 to 4000 nm (0.2 μm to 4 μm), the crystal plane becomes larger, and at the same time, there are moderate grain boundaries, so that the bismuth component is more reliably obtained. In addition, the internal stress of the nickel layer 11 can be relaxed at the grain boundaries, and the nickel layer 11 can be applied to the connection pad 4 and the castellation conductor 5 more firmly. Therefore, the nickel layer 11 preferably has an average crystal grain size in the range of 200 nm to 4000 nm (0.2 μm to 4 μm).
[0038]
Further, when the thickness of the nickel layer 11 is set to 2 μm or more, components such as bismuth in the lead-free solder and nickel in the nickel layer 11 generate an intermetallic compound satisfactorily, and bismuth or the like in the lead-free solder Segregation of components can be effectively prevented, whereby the connection pad 4 can be connected to the wiring conductor of the external electric circuit board firmly and with high reliability. Therefore, it is preferable that the nickel layer 11 has a thickness of 2 μm or more.
[0039]
Furthermore, the nickel layer 11 can effectively prevent oxidative corrosion by depositing a gold layer (not shown) with a thickness of, for example, 0.05 to 3 μm on the exposed surface. Further, the reliability of connection of lead-free solder or the like can be further improved. Therefore, the nickel layer 11 is preferably coated with a gold layer on the exposed surface with a thickness of 0.05 to 3 μm, for example.
[0040]
Furthermore, as shown in FIG. 4, the first region 5b led out from the connection pad 4 of the castellation conductor 5 is formed with a protruding portion 12 protruding inside thereof, so that the connection pad 4 can be connected to the external electric circuit board. When joining to the wiring conductor via solder, the protrusion 12 is joined so as to bite into the solder, and the joining strength is further strengthened. Therefore, the first region 5b led out from the connection pad 4 of the castellation conductor 5 is preferably formed with a protruding portion 12 protruding inward as shown in FIG.
[0041]
The present invention is not limited to the above-described embodiments, and various modifications can be made without departing from the scope of the present invention. For example, in the above-described embodiments, the wiring board of the present invention is a semiconductor. Although the present invention is applied to a package for housing a semiconductor element that houses elements, it may be applied to other uses such as a hybrid integrated circuit board.
[0042]
【The invention's effect】
According to the wiring board of the present invention, the castellation conductor that electrically connects the frame-shaped metal layer formed on the upper surface of the insulating base and the connection pad formed on the lower surface of the insulating base is led out from the connection pad. 1 region and a second region derived from the metal layer, and since the first region and the second region are shifted in the width direction of the side surface of the insulating base, the connection pad and the wiring conductor of the external electric circuit Even if the lead-free solder is connected using lead-free solder, the lead-free solder does not crawl up to the frame-like metal layer or metal lid through the castellation conductor. A sufficient amount of solder can be interposed between the wiring conductor and the wiring board (electronic device) can be connected to the external electric circuit board very firmly.
[0043]
Further, according to the wiring board of the present invention, the connection pads and / or the surface of the first area of the castellation conductor, and an average grain size of the crystal and more than 100nm good reactivity with bismuth component in lead-free solder The nickel layer is deposited to a thickness of, for example, 2 μm or more, so that the connection pad and the surface of the first region of the castellation conductor derived from the connection pad are used for the wiring conductor of the external electric circuit using lead-free solder. Even when the bismuth component in the lead-free solder tends to segregate when connected, this bismuth component forms an intermetallic compound with nickel and the bismuth component is effectively absorbed, effectively preventing segregation. The connection pads of the wiring board and the first area of the castellation conductor and the wiring conductor of the external electric circuit board are connected via lead-free solder such as tin-silver-bismuth system. Even if heat is applied to the wiring board and the external electric circuit board and thermal stress is generated between the two due to the difference in thermal expansion coefficient between them, lead-free solder is connected to the connection pads and It is possible to connect the connection pad to the wiring conductor of the external electric circuit board firmly and with high reliability without peeling off from the castellation conductor.
[Brief description of the drawings]
1A, 1B and 1C are a side view, a plan view and a bottom view showing an embodiment of a wiring board according to the present invention.
FIG. 2 is an enlarged perspective view of a main part of a wiring board according to the present invention.
FIG. 3 is an enlarged cross-sectional view of a main part of a wiring board according to the present invention.
FIG. 4 is an enlarged view of a main part of another embodiment of the wiring board of the present invention.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 ... Insulation base | substrate 2 ... Wiring layer 3 ... Frame-shaped metal layer 4 ... Connection pad 5 ... Castoration conductor 5a ... Connection Castoration conductor 5b connecting the pad and the frame-like metal layer .... first region 5c .... second region 6 ... semiconductor element 7 ... wiring substrate 8 .... ... Bonding wire 9 ... Lid 10 ... Internal wiring layer 11 ... Nickel layer 12 ... Projection

Claims (2)

上面に電子部品搭載部および該搭載部を取り囲む枠状の金属層を有し、下面の外周部に接続パッドを有する絶縁基体と、前記絶縁基体の側面に形成され、前記接続パッドと枠状の金属層とを接続するキャスタレーション導体とを具備する配線基板であって、前記キャスタレーション導体は、接続パッドから導出する第1領域と、前記枠状の金属層から導出する第2領域とから成り、前記第1領域と第2領域は、前記絶縁基体の側面の幅方向に位置がずれているとともに前記絶縁基体内部に形成された内部配線層を介して接続されており、かつ前記接続パッドおよび/または第1領域の表面に、結晶の平均粒径が100nm以上のニッケル層が被着されていることを特徴とする配線基板。 An insulating base having an electronic component mounting portion on the upper surface and a frame-shaped metal layer surrounding the mounting portion, and having a connection pad on the outer peripheral portion of the lower surface ; formed on the side surface of the insulating base ; a wiring board comprising a castellation conductor for connecting the metal layer, wherein the castellation conductor is composed of a first region derived from the connection pads, and a second region derived from the frame-like metal layer The first region and the second region are connected to each other via an internal wiring layer formed inside the insulating base while being displaced in the width direction of the side surface of the insulating base, and the connection pad and / or on the surface of the first area, the wiring board having an average particle diameter of the crystal is characterized in that the 100nm or more of the nickel layer is deposited. 前記接続パッドおよび/または第1領域の表面に被着したニッケル層の厚さが2μm以上であることを特徴とする請求項1に記載の配線基板。The wiring board according to claim 1, wherein a thickness of the nickel layer deposited on the surface of the connection pad and / or the first region is 2 μm or more.
JP2001379150A 2001-12-12 2001-12-12 Wiring board Expired - Fee Related JP3808357B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001379150A JP3808357B2 (en) 2001-12-12 2001-12-12 Wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001379150A JP3808357B2 (en) 2001-12-12 2001-12-12 Wiring board

Publications (2)

Publication Number Publication Date
JP2003179176A JP2003179176A (en) 2003-06-27
JP3808357B2 true JP3808357B2 (en) 2006-08-09

Family

ID=19186646

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001379150A Expired - Fee Related JP3808357B2 (en) 2001-12-12 2001-12-12 Wiring board

Country Status (1)

Country Link
JP (1) JP3808357B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3780505B2 (en) * 2002-02-25 2006-05-31 京セラ株式会社 Wiring board
US7919717B2 (en) * 2005-08-19 2011-04-05 Honeywell International Inc. Three-dimensional printed circuit board

Also Published As

Publication number Publication date
JP2003179176A (en) 2003-06-27

Similar Documents

Publication Publication Date Title
JP2000340687A (en) Package for storing semiconductor element
JP3808357B2 (en) Wiring board
JP2003007892A (en) Wiring substrate
JP3881542B2 (en) Wiring board
JP3847220B2 (en) Wiring board
JP3810335B2 (en) Wiring board
JP3866128B2 (en) Wiring board
JP3847216B2 (en) Wiring board
JP3780505B2 (en) Wiring board
JP3847219B2 (en) Wiring board
JP3780503B2 (en) Wiring board
JP3722737B2 (en) Wiring board
JP3850338B2 (en) Wiring board
JP3808358B2 (en) Wiring board
JP3935054B2 (en) Wiring board
JP3464138B2 (en) Electronic component storage package
JP3872399B2 (en) Wiring board
JP2004140111A (en) Wiring board
JP3464136B2 (en) Electronic component storage package
JP3872400B2 (en) Electronic component storage package
JP3464137B2 (en) Electronic component storage package
JP4028808B2 (en) Electronic component storage package
JP2004039812A (en) Wiring board
JP2003303910A (en) Wiring board
JP2004200416A (en) Wiring board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040607

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20051006

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20051108

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060110

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060131

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060330

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060508

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060517

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090526

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100526

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110526

Year of fee payment: 5

LAPS Cancellation because of no payment of annual fees