JP3769128B2 - Wire bonding method to pattern wiring of semiconductor device - Google Patents

Wire bonding method to pattern wiring of semiconductor device Download PDF

Info

Publication number
JP3769128B2
JP3769128B2 JP23869298A JP23869298A JP3769128B2 JP 3769128 B2 JP3769128 B2 JP 3769128B2 JP 23869298 A JP23869298 A JP 23869298A JP 23869298 A JP23869298 A JP 23869298A JP 3769128 B2 JP3769128 B2 JP 3769128B2
Authority
JP
Japan
Prior art keywords
pad
semiconductor device
probe
pattern wiring
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP23869298A
Other languages
Japanese (ja)
Other versions
JP2000068320A (en
Inventor
整 久留須
裕之 星
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP23869298A priority Critical patent/JP3769128B2/en
Publication of JP2000068320A publication Critical patent/JP2000068320A/en
Application granted granted Critical
Publication of JP3769128B2 publication Critical patent/JP3769128B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • H01L2224/7825Means for applying energy, e.g. heating means
    • H01L2224/783Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301Capillary
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85205Ultrasonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、半導体装置、特に半導体装置の電極パッドの構成に関する。
【0002】
【従来の技術】
図8は、従来の高周波装置で使用される半導体装置100の機能ブロック図である。半導体装置100は、高周波信号の入力用のRF入力パッド101、RF入力パッド101より入力された高周波信号を処理するRF回路102、電源電圧Vccの入力用のDCパッド103、複数のトランジスタで構成されるトランジスタ回路105、上記DCパッド103より入力される電源電圧Vccに対して降圧等の処理を施し、処理後の電源電圧Vccを上記トランジスタ回路105の各トランジスタのゲートに印加するDC回路104、トランジスタ回路105から出力される信号に対して所定の処理を施して高周波信号を出力するRF回路106、及び、RF回路106より出力される高周波信号の出力用のRF出力パッド107で構成される。
【0003】
上記構成の半導体装置100は、樹脂封止される前に、テスト装置によって特性テストや動作テストが行われる。上記特性テストや動作テストでは、電源供給用のDCパッド103や高周波信号の入力用のRF入力パッド101に、テスト装置のプローブを接触させ、該プローブより駆動電圧やテストパターン信号等を入力し、対応する電極パッド(例えばRF出力パッド107)より検出される電流、電圧又は信号を調べる。
【0004】
【発明が解決しようとする課題】
図9は、上記半導体装置100が備えるRF入力パッド101、DCパッド103、又は、RF出力パッド107に対して、テスト装置131のプローブ130を接触させた状態を示す図である。テスト装置131のプローブ130に静電気が帯電していると、該プローブ130をRF入力パッド101、DCパッド103、又は、RF出力パッド107に接触させた瞬間に、半導体装置内の回路に大きな電圧が印加され、トランジスタ等の回路素子が破壊されることがある。
上記の現象は、半導体装置100をリードフレームにワイヤボンディングする際に、ボンディング装置のキャピラリに静電気が帯電していた場合にも生じる。
【0005】
本発明の目的は、テスト装置のプローブやボンディング装置のプローブに静電気が帯電している場合であっても、内部の回路に静電気が流れ込むことを防止することのできる構成の電極パッドを備える半導体装置を提供することである。
【0006】
【課題を解決するための手段】
請求項1に記載の半導体装置のパターン配線へのワイヤボンディング方法は、基板上に、Auで形成されている1以上の電極パッドを備えており、1以上の電極パッドの各々が、パッド部と、該パッド部に接続され、基板上のパターン配線を所定の間隙を保持しつつまたぐエアーブリッジ構成のエアーブリッジ部と、で構成されている、半導体装置のAuで形成されているパターン配線へのワイヤボンディング方法であって、他端の接地されたプローブを、1以上の電極パッドの内の1つの電極パッドのパッド部に接触させるステップと、先端から、先端にAuボールを有しているAuワイヤを出す、ボンディング装置のキャピラリの先端を、プローブを接触させているパッド部を有している電極パッドのエアーブリッジ部に接触させるステップと、キャピラリの先端を基板側に押さえ付けることにより、Auボールと、エアーブリッジ部と、パターン配線と、を接触させ、且つ、溶接するステップと、Auワイヤを出しつつ、キャピラリを基板から引き離すステップと、プローブを、接触させているパッド部から引き離すステップと、からなることを特徴とする。
【0010】
【発明の実施の形態】
(1)実施の形態1
以下、実施の形態1にかかる半導体装置1の構成について説明する。
図1は、実施の形態1にかかる半導体装置1の機能ブロック図である。半導体装置1は、高周波信号の入力用のRF入力パッド2、該RF入力パッド2より入力された高周波信号を処理するRF回路3、電源電圧Vccの入力用のDCパッド4、複数のトランジスタで構成されるトランジスタ回路6、上記DCパッド4より入力される電源電圧Vccに対して降圧等の処理を施し、処理後の電源電圧Vccを上記トランジスタ回路6の各トランジスタのゲートに印加するDC回路5、トランジスタ回路6から出力される信号に対して所定の処理を施して高周波信号を出力するRF回路7、及び、RF回路7より出力された高周波信号の出力用のRF出力パッド8で構成される。
【0011】
図2は、半導体装置1の備えるDCパッド4の構成を示す図である。なお、RF入力パッド2、及び、RF出力パッド8も同じ構成である。
図2の(a)は、基板10上に設けられるDCパッド4の斜視図であり、図2の(b)は、(a)に示すDCパッド4のa−a’断面図である。
図2の(a)に示すように、DCパッド4は、DC回路5に接続されているパターン配線21上を所定の間隙を保持しつつまたぐエアーブリッジ構成のエアーブリッジ部23、及び、パッド部22からなる。なお、DCパッド4及びパターン配線21の素材には、金(Au)を用いる。
【0012】
図2の(b)に示すパターン配線21の厚みbは、約500Åであり、DCパッド4(エアーブリッジ部23及びパッド部22)の厚みcは、約2μmであり、該パターン配線21とエアーブリッジ部23との間隔dは、約10〜20μmである。
【0013】
以下、図3及び図4を参照しつつ、上記構成のDCパッド4に対して、外部処理装置の導電性部材を接触させる方法の一例として、テスト装置のプローブを接触させる方法について説明する。
(ステップ1)図3に示すように、他端の接地されたプローブ32をパッド部22に接触させる。
(ステップ2)テスト装置31に他端が接続され、DCパッド4にテスト用の電源電圧Vccを印加するプローブ30をエアーブリッジ部23に接触させる。これにより、プローブ30に帯電していた静電気がプローブ32を介して放電される。
(ステップ3)プローブ30を基板10側に押し付け、図4に示すように、エアーブリッジ部23をパターン配線21に接触させる。これにより、プローブ30とパターン配線21とが電気的に接続される。
(ステップ4)プローブ32をパッド部22より離す。
以上のステップ1〜ステップ4の手順を実行することで、プローブ30に帯電していた静電気を完全に放電した後に、DC回路5に接続されているパターン配線21に接触させることができる。これにより、プローブ30に帯電していた静電気によって、DC回路5やトランジスタ回路6内のトランジスタが破壊されるのを防止することができる。
【0014】
なお、テスト装置31に接続されるプローブ30から、テスト用の電源電圧Vccの出力を開始した後に、プローブ32をパッド部22から引き離すようにしても良い。この場合、テスト装置31より出力されるテスト用の電源電圧Vccのサージ電圧が、半導体装置の回路内に印加されることを防止することができる。
【0015】
次に、図5及び図6を参照しつつ、上記構成のDCパッド4をワイヤボンディングする場合の方法について説明する。
(ステップ10) 図5に示すように、他端の接地されたプローブ32をパッド部22に接触させる。
(ステップ11) ボンディング装置のキャピラリ40をエアーブリッジ部23に接触させる。これにより、キャピラリ40に帯電していた静電気がプローブ32を介して放電される。
(ステップ12) キャピラリ40を基板10側に押し下げ、図6の(a)に示すように、エアーブリッジ部23をパターン配線21に接触させる。キャピラリ40の先端のAuボール41に熱又は超音波振動を与え、該Auボール41、エアーブリッジ部23及びパターン配線21を溶接する。
(ステップ13) 図6の(b)に示すように、キャピラリ40を上に引き上げ、接続するピン(リードフレーム)の方向へ移動させる。Auボール41はエアーブリッジ部23に接続されているため、キャピラリ40の移動に伴いボンディング装置42内部からAuライン43が引き出される。
(ステップ14) プローブ32をパッド部22より引き離す。
以上のステップ10〜ステップ14を実行することで、キャピラリ40に帯電していた静電気を完全に放電した後に、キャピラリ40をDC回路5に接続されているパターン配線21に接触させることができる。これにより、キャピラリ40に帯電していた静電気が、DC回路5やトランジスタ回路6を構成するトランジスタ等の回路素子に流れ込み、該回路素子が破壊されることを防止することができる。
【0016】
(2)実施の形態2
以下、実施の形態2にかかる半導体装置45の構成について説明する。
半導体装置45の機能ブロックの構成は、上記実施の形態1にかかる半導体装置1と同じである。半導体装置45は、半導体装置1とRF入力パッド2、DCパッド、及び、RF出力パッド8の構成が異なる。
以下、半導体装置45のDCパッド4の構成を説明する。なお、半導体装置45におけるRF入力パッド2、DCパッド、及び、RF出力パッド8の構成は、同じである。
【0017】
図7は、半導体装置45のDCパッド4の構成を示す斜視図である。DCパッド4は、DC回路5に接続されるパターン配線21と電気的に接続された状態で設けられた平面のパッド部51と、基板50の裏面のGND端子に接続されるバイアホールを持つアース端子53と、パッド部51及びアース端子53を電気的に接続する抵抗であって、レーザにより切断可能な抵抗54より構成される。
【0018】
以下、上記構成のDCパッドをワイヤボンディングする方法について説明する。
(ステップ20) キャピラリ40の先端に位置するAuボール41をパッド部51に接触させる。パッド部41は、予めアース端子53に接続されているため、キャピラリ40に帯電していた静電気は、全てアース端子53に放電される。
(ステップ21) キャピラリ40の先端のAuボール41に熱又は超音波振動を与え、該Auボール41とパッド部51を溶接する。
(ステップ22) キャピラリ40を引き上げた後、接続するピンの方向へ移動させる。この際、Auボール41はパッド部51に接続されているため、ボンディング装置42内部からAuライン43が引き出される。
(ステップ23) ワイヤボンディングの終了後、抵抗54をレーザにより切断する。
以上のステップ20〜ステップ23を実行することで、ワイヤボンディングを行う際にキャピラリ40に帯電していた静電気が半導体装置の内部回路に流れ込むことを防止することができる。これにより、キャピラリ40に帯電していた静電気によって、DC回路5やトランジスタ回路6内のトランジスタ等の回路素子が破壊されることを防止することができる。
【0019】
【発明の効果】
請求項1記載の半導体装置のパターン配線へのワイヤボンディング方法によれば、キャピラリを完全に除電してから、パターン配線へのワイヤボンディングを行うことで、ワイヤボンディングに伴う静電破壊を防止することができる。
【図面の簡単な説明】
【図1】 実施の形態1にかかる半導体装置の機能ブロック図である。
【図2】 実施の形態1にかかる電極パッドの構成を示す図である。
【図3】 実施の形態1にかかる半導体装置をテスト装置によりテストする場合の実施状態を示す図である。
【図4】 実施の形態1にかかる半導体装置のテスト実施状態を示す断面図である。
【図5】 実施の形態1にかかる半導体装置にワイヤボンディングを施す際の状態を示す図である。
【図6】 実施の形態1にかかる半導体装置へのワイヤボンディング実行時における断面図である。
【図7】 実施の形態2にかかる半導体装置にワイヤボンディングを施す際の状態を示す図である。
【図8】 従来の高周波回路用の半導体装置の構成を示す図である。
【図9】 従来の半導体装置の備えるパッドを用いたテスト装置によるテスト実行時の様子を示す図である。
【符号の説明】
1,45,100 半導体装置、2,101 RF入力パッド、3,102 RF回路、4,103 DCパッド、5,104 DC回路、6,105 トランジスタ回路、7,106 RF回路、8,107 RF出力パッド、21 パターン配線、22,51 パッド部、23 エアーブリッジ部、30,32,130 プローブ、31,131 テスト装置、40 キャピラリ、41 Auボール、53 アース端子
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor device, and more particularly to a configuration of an electrode pad of the semiconductor device.
[0002]
[Prior art]
FIG. 8 is a functional block diagram of a semiconductor device 100 used in a conventional high-frequency device. The semiconductor device 100 includes an RF input pad 101 for inputting a high-frequency signal, an RF circuit 102 for processing a high-frequency signal input from the RF input pad 101, a DC pad 103 for inputting a power supply voltage Vcc, and a plurality of transistors. Transistor circuit 105, a DC circuit 104 for applying a process such as a step-down to the power supply voltage Vcc inputted from the DC pad 103, and applying the processed power supply voltage Vcc to the gate of each transistor of the transistor circuit 105, a transistor An RF circuit 106 that performs predetermined processing on the signal output from the circuit 105 and outputs a high-frequency signal, and an RF output pad 107 for outputting the high-frequency signal output from the RF circuit 106 are configured.
[0003]
The semiconductor device 100 having the above configuration is subjected to a characteristic test and an operation test by a test apparatus before being sealed with resin. In the characteristic test and the operation test, the probe of the test apparatus is brought into contact with the DC pad 103 for supplying power and the RF input pad 101 for inputting a high-frequency signal, and a drive voltage, a test pattern signal, and the like are input from the probe. The current, voltage or signal detected from the corresponding electrode pad (eg, RF output pad 107) is examined.
[0004]
[Problems to be solved by the invention]
FIG. 9 is a diagram illustrating a state in which the probe 130 of the test apparatus 131 is in contact with the RF input pad 101, the DC pad 103, or the RF output pad 107 included in the semiconductor device 100. If the probe 130 of the test apparatus 131 is charged with static electricity, a large voltage is applied to the circuit in the semiconductor device at the moment when the probe 130 is brought into contact with the RF input pad 101, the DC pad 103, or the RF output pad 107. When applied, circuit elements such as transistors may be destroyed.
The above phenomenon also occurs when static electricity is charged in the capillary of the bonding apparatus when wire bonding the semiconductor device 100 to the lead frame.
[0005]
An object of the present invention is to provide a semiconductor device including an electrode pad having a configuration capable of preventing static electricity from flowing into an internal circuit even when static electricity is charged in a probe of a test apparatus or a probe of a bonding apparatus. Is to provide.
[0006]
[Means for Solving the Problems]
The wire bonding method to the pattern wiring of the semiconductor device according to claim 1 includes one or more electrode pads formed of Au on a substrate, and each of the one or more electrode pads includes a pad portion and And an air bridge portion of an air bridge configuration connected to the pad portion and straddling the pattern wiring on the substrate while maintaining a predetermined gap, to the pattern wiring formed of Au of the semiconductor device A wire bonding method comprising: contacting a grounded probe at the other end with a pad portion of one electrode pad of one or more electrode pads; and Au having an Au ball from the tip to the tip A step for bringing the tip of the capillary of the bonding apparatus that brings out the wire into contact with the air bridge portion of the electrode pad having the pad portion that is in contact with the probe. And pressing the tip of the capillary to the substrate side to bring the Au ball, the air bridge portion, and the pattern wiring into contact with each other and welding, and pulling the capillary away from the substrate while pulling out the Au wire And a step of pulling the probe away from the contacting pad portion.
[0010]
DETAILED DESCRIPTION OF THE INVENTION
(1) Embodiment 1
The configuration of the semiconductor device 1 according to the first embodiment will be described below.
FIG. 1 is a functional block diagram of the semiconductor device 1 according to the first embodiment. The semiconductor device 1 includes an RF input pad 2 for inputting a high-frequency signal, an RF circuit 3 for processing a high-frequency signal input from the RF input pad 2, a DC pad 4 for inputting a power supply voltage Vcc, and a plurality of transistors. A DC circuit 5 that applies a process such as step-down to the power supply voltage Vcc input from the DC pad 4 and applies the processed power supply voltage Vcc to the gate of each transistor of the transistor circuit 6; An RF circuit 7 that performs a predetermined process on the signal output from the transistor circuit 6 and outputs a high-frequency signal, and an RF output pad 8 for outputting the high-frequency signal output from the RF circuit 7 are configured.
[0011]
FIG. 2 is a diagram illustrating a configuration of the DC pad 4 included in the semiconductor device 1. The RF input pad 2 and the RF output pad 8 have the same configuration.
2A is a perspective view of the DC pad 4 provided on the substrate 10, and FIG. 2B is a cross-sectional view taken along the line aa ′ of the DC pad 4 shown in FIG.
As shown in FIG. 2A, the DC pad 4 includes an air bridge portion 23 having an air bridge configuration that straddles the pattern wiring 21 connected to the DC circuit 5 while maintaining a predetermined gap, and a pad portion. 22. Note that gold (Au) is used as a material for the DC pad 4 and the pattern wiring 21.
[0012]
The thickness b of the pattern wiring 21 shown in FIG. 2B is about 500 mm, and the thickness c of the DC pad 4 (the air bridge portion 23 and the pad portion 22) is about 2 μm. The distance d with the bridge portion 23 is about 10 to 20 μm.
[0013]
Hereinafter, as an example of a method of bringing the conductive member of the external processing apparatus into contact with the DC pad 4 having the above configuration, a method of bringing the probe of the test apparatus into contact will be described with reference to FIGS. 3 and 4.
(Step 1) As shown in FIG. 3, the grounded probe 32 at the other end is brought into contact with the pad portion 22.
(Step 2) The other end is connected to the test apparatus 31 and the probe 30 that applies the test power supply voltage Vcc to the DC pad 4 is brought into contact with the air bridge portion 23. Thereby, the static electricity charged in the probe 30 is discharged via the probe 32.
(Step 3) The probe 30 is pressed against the substrate 10 side, and the air bridge portion 23 is brought into contact with the pattern wiring 21 as shown in FIG. Thereby, the probe 30 and the pattern wiring 21 are electrically connected.
(Step 4) The probe 32 is separated from the pad portion 22.
By executing the procedure from Step 1 to Step 4 described above, the static electricity charged in the probe 30 can be completely discharged and then brought into contact with the pattern wiring 21 connected to the DC circuit 5. Thereby, it is possible to prevent the transistors in the DC circuit 5 and the transistor circuit 6 from being destroyed by static electricity charged in the probe 30.
[0014]
The probe 32 may be separated from the pad portion 22 after the output of the test power supply voltage Vcc is started from the probe 30 connected to the test apparatus 31. In this case, the surge voltage of the test power supply voltage Vcc output from the test device 31 can be prevented from being applied to the circuit of the semiconductor device.
[0015]
Next, a method for wire bonding the DC pad 4 having the above configuration will be described with reference to FIGS.
(Step 10) As shown in FIG. 5, the grounded probe 32 at the other end is brought into contact with the pad portion 22.
(Step 11) The capillary 40 of the bonding apparatus is brought into contact with the air bridge portion 23. Thereby, the static electricity charged in the capillary 40 is discharged via the probe 32.
(Step 12) The capillary 40 is pushed down to the substrate 10 side, and the air bridge portion 23 is brought into contact with the pattern wiring 21 as shown in FIG. Heat or ultrasonic vibration is applied to the Au ball 41 at the tip of the capillary 40, and the Au ball 41, the air bridge portion 23, and the pattern wiring 21 are welded.
(Step 13) As shown in FIG. 6B, the capillary 40 is pulled up and moved in the direction of the pin (lead frame) to be connected. Since the Au ball 41 is connected to the air bridge portion 23, the Au line 43 is drawn from the inside of the bonding apparatus 42 as the capillary 40 moves.
(Step 14) The probe 32 is pulled away from the pad portion 22.
By executing the above steps 10 to 14, the capillary 40 can be brought into contact with the pattern wiring 21 connected to the DC circuit 5 after the static electricity charged in the capillary 40 is completely discharged. Thereby, it is possible to prevent static electricity charged in the capillary 40 from flowing into circuit elements such as transistors constituting the DC circuit 5 and the transistor circuit 6 and destroying the circuit elements.
[0016]
(2) Embodiment 2
The configuration of the semiconductor device 45 according to the second embodiment will be described below.
The functional block configuration of the semiconductor device 45 is the same as that of the semiconductor device 1 according to the first embodiment. The semiconductor device 45 is different from the semiconductor device 1 in the configuration of the RF input pad 2, the DC pad, and the RF output pad 8.
Hereinafter, the configuration of the DC pad 4 of the semiconductor device 45 will be described. Note that the configurations of the RF input pad 2, the DC pad, and the RF output pad 8 in the semiconductor device 45 are the same.
[0017]
FIG. 7 is a perspective view showing the configuration of the DC pad 4 of the semiconductor device 45. The DC pad 4 is a ground having a planar pad portion 51 provided in a state of being electrically connected to the pattern wiring 21 connected to the DC circuit 5 and a via hole connected to the GND terminal on the back surface of the substrate 50. The terminal 53 is a resistor that electrically connects the pad portion 51 and the ground terminal 53, and includes a resistor 54 that can be cut by a laser.
[0018]
Hereinafter, a method of wire bonding the DC pad having the above configuration will be described.
(Step 20) The Au ball 41 located at the tip of the capillary 40 is brought into contact with the pad portion 51. Since the pad portion 41 is connected to the ground terminal 53 in advance, all static electricity charged in the capillary 40 is discharged to the ground terminal 53.
(Step 21) Heat or ultrasonic vibration is applied to the Au ball 41 at the tip of the capillary 40, and the Au ball 41 and the pad portion 51 are welded.
(Step 22) After pulling up the capillary 40, it is moved in the direction of the pin to be connected. At this time, since the Au ball 41 is connected to the pad portion 51, the Au line 43 is drawn from the inside of the bonding apparatus 42.
(Step 23) After the wire bonding is completed, the resistor 54 is cut by a laser.
By executing the above steps 20 to 23, it is possible to prevent static electricity charged in the capillary 40 during wire bonding from flowing into the internal circuit of the semiconductor device. Thereby, it is possible to prevent circuit elements such as the transistors in the DC circuit 5 and the transistor circuit 6 from being destroyed by static electricity charged in the capillary 40.
[0019]
【The invention's effect】
According to the wire bonding method to the pattern wiring of the semiconductor device according to claim 1, the electrostatic breakdown accompanying the wire bonding can be prevented by performing the wire bonding to the pattern wiring after the capillary is completely discharged. Can do.
[Brief description of the drawings]
1 is a functional block diagram of a semiconductor device according to a first embodiment;
FIG. 2 is a diagram showing a configuration of an electrode pad according to the first exemplary embodiment.
FIG. 3 is a diagram showing an implementation state when the semiconductor device according to the first embodiment is tested by a test apparatus;
FIG. 4 is a sectional view showing a test execution state of the semiconductor device according to the first embodiment;
FIG. 5 is a diagram showing a state when wire bonding is performed on the semiconductor device according to the first embodiment;
FIG. 6 is a cross-sectional view of the semiconductor device according to the first embodiment when wire bonding is performed;
FIG. 7 is a diagram illustrating a state when wire bonding is performed on the semiconductor device according to the second embodiment;
FIG. 8 is a diagram showing a configuration of a conventional semiconductor device for a high-frequency circuit.
FIG. 9 is a diagram illustrating a state when a test is performed by a test apparatus using a pad included in a conventional semiconductor device.
[Explanation of symbols]
1,45,100 Semiconductor device, 2,101 RF input pad, 3,102 RF circuit, 4,103 DC pad, 5,104 DC circuit, 6,105 transistor circuit, 7,106 RF circuit, 8,107 RF output Pad, 21 Pattern wiring, 22, 51 Pad part, 23 Air bridge part, 30, 32, 130 Probe, 31, 131 Test device, 40 Capillary, 41 Au ball, 53 Ground terminal

Claims (1)

基板上に、Auで形成されている1以上の電極パッドを備えており、1以上の電極パッドの各々が、パッド部と、該パッド部に接続され、基板上のパターン配線を所定の間隙を保持しつつまたぐエアーブリッジ構成のエアーブリッジ部と、で構成されている、半導体装置のAuで形成されているパターン配線へのワイヤボンディング方法であって、One or more electrode pads formed of Au are provided on the substrate, and each of the one or more electrode pads is connected to the pad portion and the pad portion, and the pattern wiring on the substrate is arranged with a predetermined gap. A wire bonding method to a pattern wiring formed of Au of a semiconductor device, comprising an air bridge portion of an air bridge configuration that straddles while holding,
他端の接地されたプローブを、1以上の電極パッドの内の1つの電極パッドのパッド部に接触させるステップと、Contacting the grounded probe at the other end with the pad portion of one of the one or more electrode pads;
先端から、先端にAuボールを有しているAuワイヤを出す、ボンディング装置のキャピラリの先端を、プローブを接触させているパッド部を有している電極パッドのエアーブリッジ部に接触させるステップと、A step of bringing out an Au wire having an Au ball from the tip, and bringing the tip of the capillary of the bonding apparatus into contact with an air bridge portion of an electrode pad having a pad portion in contact with a probe;
キャピラリの先端を基板側に押さえ付けることにより、Auボールと、エアーブリッジ部と、パターン配線と、を接触させ、且つ、溶接するステップと、A step of contacting and welding the Au ball, the air bridge portion, and the pattern wiring by pressing the tip of the capillary against the substrate side;
Auワイヤを出しつつ、キャピラリを基板から引き離すステップと、Pulling the capillary away from the substrate while pulling out the Au wire;
プローブを、接触させているパッド部から引き離すステップと、からなることを特徴とする、半導体装置のパターン配線へのワイヤボンディング方法。A method of wire bonding to a pattern wiring of a semiconductor device, comprising: a step of pulling a probe away from a pad portion in contact with the probe.
JP23869298A 1998-08-25 1998-08-25 Wire bonding method to pattern wiring of semiconductor device Expired - Fee Related JP3769128B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23869298A JP3769128B2 (en) 1998-08-25 1998-08-25 Wire bonding method to pattern wiring of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23869298A JP3769128B2 (en) 1998-08-25 1998-08-25 Wire bonding method to pattern wiring of semiconductor device

Publications (2)

Publication Number Publication Date
JP2000068320A JP2000068320A (en) 2000-03-03
JP3769128B2 true JP3769128B2 (en) 2006-04-19

Family

ID=17033888

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23869298A Expired - Fee Related JP3769128B2 (en) 1998-08-25 1998-08-25 Wire bonding method to pattern wiring of semiconductor device

Country Status (1)

Country Link
JP (1) JP3769128B2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI343611B (en) * 2007-06-08 2011-06-11 Orient Semiconductor Elect Ltd Semiconductor package and method for discharging electronic devices on a substrate
US9455570B2 (en) 2013-04-25 2016-09-27 Tektronix, Inc. Low insertion loss electrostatic discharge (ESD) limiter
JP6785132B2 (en) * 2016-11-09 2020-11-18 株式会社ディスコ Grinding device
JP2018179748A (en) * 2017-04-13 2018-11-15 日置電機株式会社 Inspection procedure data generation device, substrate inspection device, and substrate inspection method

Also Published As

Publication number Publication date
JP2000068320A (en) 2000-03-03

Similar Documents

Publication Publication Date Title
CN109844914B (en) Wire bonding method and wire bonding device
TW201829108A (en) Wire bonding device and wire bonding method
JP3769128B2 (en) Wire bonding method to pattern wiring of semiconductor device
JPH11145216A (en) Wafer burn-in device, board for testing, and pogo pin
JP3942738B2 (en) Bump bonding apparatus and method, and semiconductor component manufacturing apparatus
JP3467374B2 (en) Semiconductor integrated circuit inspection method and semiconductor integrated circuit inspection apparatus
JP2020159995A (en) Semiconductor device, method for manufacturing semiconductor device, and method for inspecting semiconductor device
JP3792580B2 (en) Contact probe and manufacturing method thereof
TWI847614B (en) Semiconductor device manufacturing apparatus and inspection method
US6127194A (en) Package removal for FBGA devices
JP2006013074A (en) Apparatus and method for mounting semiconductor
JP3573113B2 (en) Bonding damage measuring device and measuring method
JPH10150137A (en) Lead frame
JPH077051A (en) Wire bonding device
JPH0613439A (en) Inspection of wire bonding in electronic component
JP3674052B2 (en) IC wafer and burn-in method using the same
JP2976602B2 (en) Wire bonding method
JPH02293671A (en) Prober for substrate
JPH06283579A (en) Wire bonding equipment
JPH0358426A (en) Tab type semiconductor device
JPH11126805A (en) Method and substrate for inspecting semiconductor integrated circuit
JP2001330627A (en) Probe needle structure and probe card using the same
JPH05251501A (en) Tab tape
JP2012038925A (en) Assembling method of element mounting substrate
JP2001281305A (en) Semiconductor chip assembly, and semiconductor chip back face analysis method using it

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040827

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20050830

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20051019

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20051115

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060105

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060131

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060203

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees