JP3764074B2 - 電子機器の製造方法および加工システム - Google Patents

電子機器の製造方法および加工システム Download PDF

Info

Publication number
JP3764074B2
JP3764074B2 JP2001236547A JP2001236547A JP3764074B2 JP 3764074 B2 JP3764074 B2 JP 3764074B2 JP 2001236547 A JP2001236547 A JP 2001236547A JP 2001236547 A JP2001236547 A JP 2001236547A JP 3764074 B2 JP3764074 B2 JP 3764074B2
Authority
JP
Japan
Prior art keywords
hole
electronic component
wire
width
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001236547A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003051579A5 (https=
JP2003051579A (ja
Inventor
照美 仲沢
四郎 大内
磯野  忠
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Astemo Ltd
Original Assignee
Hitachi Ltd
Hitachi Car Engineering Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Hitachi Car Engineering Co Ltd filed Critical Hitachi Ltd
Priority to JP2001236547A priority Critical patent/JP3764074B2/ja
Publication of JP2003051579A publication Critical patent/JP2003051579A/ja
Publication of JP2003051579A5 publication Critical patent/JP2003051579A5/ja
Application granted granted Critical
Publication of JP3764074B2 publication Critical patent/JP3764074B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W44/00Electrical arrangements for controlling or matching impedance
    • H10W44/20Electrical arrangements for controlling or matching impedance at high-frequency [HF] or radio frequency [RF]
    • H10W44/203Electrical connections
    • H10W44/206Wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68Shapes or dispositions thereof
    • H10W70/682Shapes or dispositions thereof comprising holes having chips therein
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68Shapes or dispositions thereof
    • H10W70/685Shapes or dispositions thereof comprising multiple insulating layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/01Manufacture or treatment
    • H10W72/015Manufacture or treatment of bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/075Connecting or disconnecting of bond wires
    • H10W72/07511Treating the bonding area before connecting, e.g. by applying flux or cleaning
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/531Shapes of wire connectors
    • H10W72/5363Shapes of wire connectors the connected ends being wedge-shaped
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/541Dispositions of bond wires
    • H10W72/5449Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/541Dispositions of bond wires
    • H10W72/547Dispositions of multiple bond wires
    • H10W72/5475Dispositions of multiple bond wires multiple bond wires connected to common bond pads at both ends of the wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/851Dispositions of multiple connectors or interconnections
    • H10W72/874On different surfaces
    • H10W72/884Die-attach connectors and bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Wire Bonding (AREA)
JP2001236547A 2001-08-03 2001-08-03 電子機器の製造方法および加工システム Expired - Fee Related JP3764074B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001236547A JP3764074B2 (ja) 2001-08-03 2001-08-03 電子機器の製造方法および加工システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001236547A JP3764074B2 (ja) 2001-08-03 2001-08-03 電子機器の製造方法および加工システム

Publications (3)

Publication Number Publication Date
JP2003051579A JP2003051579A (ja) 2003-02-21
JP2003051579A5 JP2003051579A5 (https=) 2004-08-26
JP3764074B2 true JP3764074B2 (ja) 2006-04-05

Family

ID=19067794

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001236547A Expired - Fee Related JP3764074B2 (ja) 2001-08-03 2001-08-03 電子機器の製造方法および加工システム

Country Status (1)

Country Link
JP (1) JP3764074B2 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100751471B1 (ko) 2006-02-02 2007-08-23 영풍전자 주식회사 연성인쇄회로기판의 윈도우 오픈부 형성 방법
CN101578695B (zh) * 2006-12-26 2012-06-13 松下电器产业株式会社 半导体元件的安装结构体及半导体元件的安装方法
JP6956823B2 (ja) * 2015-05-08 2021-11-02 アジャイル・パワー・スイッチ・3・ディー−インテグレイション・エイ・ピー・エス・アイ・3・ディー 半導体パワーデバイスの組立て方法
KR102763727B1 (ko) * 2019-05-28 2025-02-07 캐논 톡키 가부시키가이샤 기판 반송 시스템, 기판 반송 방법, 기판 처리 시스템 및 기판 처리 방법

Also Published As

Publication number Publication date
JP2003051579A (ja) 2003-02-21

Similar Documents

Publication Publication Date Title
US20060001138A1 (en) IC-tag-bearing wiring board and method of fabricating the same
US11895769B2 (en) Module, terminal assembly, and method for producing module
EP0607730A1 (en) Method of direct transferring of electrically conductive elements into a substrate
JPH08255861A (ja) 回路基板の製造方法と回路検査装置
US7065869B2 (en) Method for plating of printed circuit board strip
JP3764074B2 (ja) 電子機器の製造方法および加工システム
US8847371B2 (en) Electronic component module including a lead frame and an insulating resin having a thickness less than or equal to a thickness of the lead frame and method for producing same
EP0880178B1 (en) Method of manufacturing a semiconductor device with a pair of radiating terminals and a plurality of lead terminals formed from single lead frame
CN101940076A (zh) 用于印刷电路板制作的面板化方法
EP4156254A1 (en) Electronic packaging architecture with customized variable metal thickness on same buildup layer
WO2006017401A2 (en) Manufacture of rfid tags and intermediate products theerefor
CN210042351U (zh) 一种pcb单板和pcb拼版
US5665649A (en) Process for forming a semiconductor device base array and mounting semiconductor devices thereon
JP3420147B2 (ja) プリント配線母板の加工方法及びプリント配線母板
US20220344228A1 (en) Power Semiconductor Package Unit of Surface Mount Technology and Manufacturing Method Thereof
JPH05259372A (ja) ハイブリッドic
KR101110968B1 (ko) 메탈기재장치, 아이씨카드모듈 제조방법 및아이씨카드모듈체
CN119450966B (zh) 一种pcb板的制作方法、pcb板、电子设备
CN223142199U (zh) 一种通讯模块电路板
CN115696741B (zh) 天线封装件及其形成方法
CN208191019U (zh) 高像素摄像头模组软硬结合板联板的排布结构
KR200243279Y1 (ko) 반도체장치용써킷테이프
JP2002299782A (ja) 回路基板
KR100578088B1 (ko) 소형 카메라 모듈용 다층 연성인쇄회로기판 제조방법 및이에 의해 제조되는 다층 연성인쇄회로기판
JP2008053443A (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20051003

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20051011

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20051212

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20051212

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20051212

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060110

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060118

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090127

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100127

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100127

Year of fee payment: 4

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313115

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110127

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110127

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120127

Year of fee payment: 6

LAPS Cancellation because of no payment of annual fees