JP3599487B2 - Flexible printed circuit board - Google Patents

Flexible printed circuit board Download PDF

Info

Publication number
JP3599487B2
JP3599487B2 JP17711996A JP17711996A JP3599487B2 JP 3599487 B2 JP3599487 B2 JP 3599487B2 JP 17711996 A JP17711996 A JP 17711996A JP 17711996 A JP17711996 A JP 17711996A JP 3599487 B2 JP3599487 B2 JP 3599487B2
Authority
JP
Japan
Prior art keywords
coverlay
fpc
opening
film
flexible printed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP17711996A
Other languages
Japanese (ja)
Other versions
JPH104256A (en
Inventor
聡 相川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP17711996A priority Critical patent/JP3599487B2/en
Publication of JPH104256A publication Critical patent/JPH104256A/en
Application granted granted Critical
Publication of JP3599487B2 publication Critical patent/JP3599487B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Non-Metallic Protective Coatings For Printed Circuits (AREA)

Description

【0001】
【産業上の利用分野】
本発明はフレキシブルプリント基板(以下FPCという)の構造に関するものである。
【0002】
【従来の技術】
FPCの製造の第一の手法は、まず銅箔をポリイミドなどでできたベースフイルムの両面に貼り合わせた銅貼板とし、スルーホールを開けスルーホールメッキし希望の回路形状にエッチングする。また、別の工程において、ポリイミドフイルムにランド形状を金型で打ち抜いて貼付式カバーレイフイルムを作る。そして、エッチングの完了した銅貼板の両面に貼付式カバーレイフイルムを手作業で貼り合わせ、FPCの外形を金型打ち抜きによって形成して完成する。また、この後銅箔露出部に対して金メッキやクリーム半田印刷などの適当な表面処理を施すこともある。
【0003】
FPC製造の第二の手法は、第一の手法と同様の方法で、エッチングの完了した銅貼板を用意する。そして、アクリル系樹脂などでできた感光性カバーレイフイルムを両面にラミネートし、カバーレイ必要部を感光させて、残りのカバーレイ開口部分を除去することによってランドを形成する。そして、FPC外形を金型加工して完成する。
【0004】
【発明が解決しようとする課題】
しかしながら、上記従来例には以下に挙げる問題点があった。まず第一の手法の貼付式カバーレイの場合、開口を形成したカバーレイを手作業で貼り付けるため、どうしても手間が掛かり、その結果コストが上昇する。また、貼付式カバーレイと銅貼板の貼り合わせには接着剤を用いる。そのため貼付式カバーレイ開口部には接着剤がにじみ出てしまい実質的なカバーレイ開口を小さくしてしまう。その上前記した工程手順中、開口を形成した貼付式カバーレイフイルムをエッチングした銅貼板に貼り合わせる為にFPCのパターンとカバーレイの開口の位置がずれてしまうことは避けられない。従って貼付式カバーレイの開口は接着剤が多少はみ出しても大丈夫な十分な大きさを持つと共に、貼付式カバーレイ開口部の銅箔パターンは貼付式カバーレイの貼りずれを許容できる広さが必要になる。従ってランドの為に大きな面積が必要になり、最近特に要求される実装の高密度化を妨げる。
【0005】
また、従来の第二の手法の感光性カバーレイの場合、その特性上十分な機械強度を得ることができない。そのためFPCの激しい曲げに対してパターン切れを起こしたり、素子をリフローするときにFPCが変形(そり)を生じ、半田づけ不良を起こしたりする。この様に、従来のFPCには主に貼付式カバーレイフイルムと、感光性カバーレイフイルムの二種類が用いられていたがそれぞれに一長一短があり、高密度実装を求めるとFPCの機械強度は落ち、機械強度を追求すると高密度実装はできないというジレンマがあった。
【0006】
【課題を解決するための手段】
上記問題点を解決するために、まず本発明の実施例1では、素子実装部のようなカバーレイ開口に寸法精度を要求される場所には感光性カバーレイフイルムで回路を保護し、、折り曲げ部の様に機械強度を要求される場所には貼付式カバーレイフイルムで回路を保護する。このように構成することで、実装の高密度化と、FPCに形成された回路の信頼性の高さを両立することができる。
【0007】
次に、本発明の実施例2によれば、FPCの一方の面に素子の実装部を集中させ、その面のカバーレイフイルムは感光性カバーレイフイルムに統一し、他方の面は折り曲げられる回路を集中させ、この面のカバーレイフイルムを貼付式カバーレイフイルムとする。このようにすると、FPCの製造工程を単純化することができ、製造工程を省略でき、早く、安くFPCを製造することが可能となる。
【0008】
【実施例】
(実施例1)
本発明の実施例1の説明をFPCの実装図である図1に基づいて説明する。図において、黒く塗りつぶした部分1a〜1dは感光性カバーレイによって回路が保護された部分であり、ハッチングで示された部分2a〜2dは貼付式カバーレイによって回路を保護している部分である。3は銅貼板をエッチングして形成されている銅箔パターンである。4はドリルで穴を開け、メッキをして、FPCの表裏パターンを電気的に接続しているスルーホール(以下、THとする)である。5a、5eはセンサ一体型ICであり、5b、5cはチップコンデンサであり、5d、5fは光学素子である。6は感光性カバーレイ1と貼付式カバーレイ2のオーバーラップ部分である。7a〜7rの波線はFPCを製品に組み込む際に折り曲げる場所を示している。
【0009】
このFPCの素子搭載部は感光性カバーレイ1で覆われており、それ以外の部分は貼付式カバーレイ2で覆われている。図1で示すように、本実施例のFPCは素子実装部には感光性カバーレイフイルム1によって回路を保護し、ランドを形成している。このため、ランドはFPCのパターン及び外形に対して非常に精度よく形成できており、各素子の実装を精度良く行うことができる。また、必要となるランドの大きさが小さくなり、かつランドの為のパターンも小さくできている。この結果、チップコンデンサ5bと5cのように密集した素子のレイアウトも可能となっている。
【0010】
また、このFPCは素子以外の部分では波線7に沿って複雑に、きつく折り曲げて製品に組み込まれる。このような場所は貼付式カバーレイで覆われているので、銅箔パターン3に対する保護能力が高く、たいていの場合に銅箔パターン3が切れて断線するようなことは無い。
【0011】
また、高密度が必要な部分と高強度が必要な部分が連続していて、カバーレイの保護が必要な場合にはオーバーラップ部6の様に感光性カバーレイ1と貼付式カバーレイ2が重複するように設計し、双方が公差によっていずれにしてもその下の銅箔パターン3が露出することが無いようになっている。このように、本発明では精度の必要な場所には感光性カバーレイフイルムを、強度の必要な部分には貼付式カバーレイを用いることによって高精度かつ、高信頼性なFPCを提供することができる。
【0012】
(実施例2)
本発明の実施例2を素子を実装したFPCの断面図である図2、及び本実施例のFPCに素子を実装した実装図である図3に基づいて説明する。まず、図2についての説明を行う。21はポリイミドフイルムでできたFPCのベースフイルムである。22は接着剤、23は表面側(素子実装面側)銅箔であり、接着剤22によって銅箔23はベースフイルム21に取り付けられている。
【0013】
24は感光性カバーレイフイルムであり、FPCの表面に対して真空ラミネートによって貼り付けられている。25は接着剤であり、26は裏面銅箔であり、FPCの裏面に取り付けられている。27は接着剤であり、28は貼付式カバーレイであり、FPCに貼り付けられて裏面の回路を保護している。29はチップ素子であり、30は半田である。図2のFPCの表面にカバーレイ開口24aを形成してそこに半田30を介してチップ素子29が接続、取り付けされている。
【0014】
次に図3についての説明を行う。31は感光性カバーレイフイルムであり、32は貼付式カバーレイフイルムであり、33は銅箔パターンであり、34はTHであり、35はコンデンサ、トランジスタなどの電気素子であり、37の波線はこのFPCの折り曲げ部である。図3a(表面図)からわかる用に、FPCの表面は素子の実装部とし、表面の回路保護は感光性カバーレイフイルム31(図2の24に対応する)で統一されている。このため図3に示したような高密度の素子の実装が可能になる。また裏面の回路は貼付式カバーレイフイルム32(図2の28に対応する)によってすべて保護されている。
【0015】
また、図3b(裏面図)に示すように、折り曲げ部37の銅箔パターン33は裏面に集中しているので丈夫な貼付式カバーレイフイルム32で保護されているので小半径で押さえつけるような厳しい曲げに対しても銅箔パターン33が切れることはない。さらに、このFPCの回路はかなり複雑な回路であるが、感光性カバーレイフイルム31のおかげでパターンの配回しが高密度実装を行った表面の中でほぼ完結し、裏面では十分な太さの銅箔パターン33と、広い面積のグランドパターンをパターニングできるようになり、この回路が発するノイズを軽減し、かつ受けるノイズも軽減されたノイズに強い基板設計が実現できている。
【0016】
このような構成のFPCによって、本発明の実施例1に示したようなメリットがあるほかにも次の様なメリットがある。それは、FPCの一方の面に対して一種類のカバーレイフイルムに統一してある為に構造が簡単になり、製造工程を省略でき、早く、安くFPCを製造することが可能となる。
【0017】
【発明の効果】
以上説明してきたように、本発明の実施例1によれば、カバーレイ開口に高精度を要求される場所には感光性カバーレイを、高強度が要求される場所には貼付式カバーレイフイルムを用いることで、高密度で、高信頼性なFPCを提供できる。
【0018】
また、実施例2によれば、両面FPCの一方の面に高精度を必要とする実装を集中させ、感光性カバーレイのみで回路を保護し、他方の面は折り曲げなどで機械的に力が加わり、強く保護する必要のある場所を集中させ、貼付式カバーレイのみで回路を保護する構造とすることでFPCの構造を簡素化し、短納期、低コストのFPCを提供することが可能となる。
【図面の簡単な説明】
【図1】図1は、本発明の実施例1を示すFPCの実装図である。
【図2】図2は、本発明の実施例2を示すFPCの断面図である。
【図3】図3は、本発明の実施例2を示すFPCの実装図である。
【符号の説明】
1、24、31 感光性カバーレイフイルム
2、28、32 貼付式カバーレイフイルム
5、29、35 電気素子
[0001]
[Industrial applications]
The present invention relates to a structure of a flexible printed circuit (hereinafter, referred to as FPC).
[0002]
[Prior art]
The first method of manufacturing an FPC is to first form a copper-clad plate in which copper foil is bonded to both sides of a base film made of polyimide or the like, open through holes, perform through-hole plating, and etch into a desired circuit shape. In another step, the land shape is punched out of the polyimide film with a mold to produce an adhesive coverlay film. Then, an adhesive type cover lay film is manually attached to both sides of the etched copper adhesive plate, and the outer shape of the FPC is formed by punching out a die. After that, an appropriate surface treatment such as gold plating or cream solder printing may be performed on the exposed portion of the copper foil.
[0003]
The second method of manufacturing the FPC is to prepare a copper-clad plate that has been completely etched by the same method as the first method. Then, a photosensitive coverlay film made of an acrylic resin or the like is laminated on both sides, a necessary portion of the coverlay is exposed, and the remaining coverlay opening is removed to form a land. Then, the outer shape of the FPC is completed by die processing.
[0004]
[Problems to be solved by the invention]
However, the above conventional example has the following problems. First, in the case of the sticking type cover lay of the first method, since the cover lay having the opening is manually stuck, it is inevitably troublesome, and as a result, the cost is increased. In addition, an adhesive is used to attach the adhesive coverlay and the copper adhesive plate. For this reason, the adhesive oozes out from the sticking-type coverlay opening, and the substantial coverlay opening is reduced. In addition, during the above-described process procedure, it is unavoidable that the pattern of the FPC and the position of the opening of the cover lay deviate from each other in order to bond the adhesive cover lay film having the opening formed to the etched copper adhesive plate. Therefore, the opening of the adhesive coverlay must be large enough to allow some adhesive to protrude, and the copper foil pattern of the adhesive coverlay opening must be large enough to allow the adhesive displacement of the adhesive coverlay. become. Therefore, a large area is required for the land, which hinders the recent demand for high density mounting.
[0005]
Further, in the case of the photosensitive coverlay of the second conventional technique, sufficient mechanical strength cannot be obtained due to its characteristics. For this reason, the pattern may be cut due to severe bending of the FPC, or the FPC may be deformed (warped) when the element is reflowed, resulting in poor soldering. As described above, the conventional FPC mainly uses the adhesive coverlay film and the photosensitive coverlay film, but each has its own advantages and disadvantages. When high-density mounting is required, the mechanical strength of the FPC decreases. However, there was a dilemma that high-density mounting was not possible if mechanical strength was pursued.
[0006]
[Means for Solving the Problems]
In order to solve the above problem, in the first embodiment of the present invention, a circuit is protected by a photosensitive coverlay film in a place where dimensional accuracy is required for a coverlay opening such as an element mounting portion, and the coverlay is bent. At locations where mechanical strength is required, such as the parts, the circuit is protected with a stick-on coverlay film. With this configuration, it is possible to achieve both high density mounting and high reliability of a circuit formed on the FPC.
[0007]
Next, according to the second embodiment of the present invention, the component mounting portion is concentrated on one surface of the FPC, the coverlay film on that surface is unified with a photosensitive coverlay film, and the other surface is a folded circuit. And the coverlay film on this surface is used as a sticking type coverlay film. In this way, the manufacturing process of the FPC can be simplified, the manufacturing process can be omitted, and the FPC can be manufactured quickly and inexpensively.
[0008]
【Example】
(Example 1)
A first embodiment of the present invention will be described with reference to FIG. In the figure, black portions 1a to 1d are portions where the circuit is protected by the photosensitive coverlay, and hatched portions 2a to 2d are portions where the circuit is protected by the adhesive coverlay. Reference numeral 3 denotes a copper foil pattern formed by etching a copper plate. Reference numeral 4 denotes a through hole (hereinafter, referred to as TH) which is formed by drilling, plating, and electrically connecting the front and back patterns of the FPC. 5a and 5e are sensor-integrated ICs, 5b and 5c are chip capacitors, and 5d and 5f are optical elements. Reference numeral 6 denotes an overlapping portion between the photosensitive coverlay 1 and the sticking type coverlay 2. The dashed lines 7a to 7r indicate locations where the FPC is bent when the FPC is incorporated into a product.
[0009]
The element mounting portion of this FPC is covered with a photosensitive cover lay 1, and the other portions are covered with a stick-on type cover lay 2. As shown in FIG. 1, in the FPC of the present embodiment, a circuit is protected and a land is formed on a device mounting portion by a photosensitive coverlay film 1. For this reason, the lands can be formed very accurately with respect to the pattern and the outer shape of the FPC, and each element can be mounted with high accuracy. Further, the required land size is reduced, and the pattern for the land is also reduced. As a result, a dense layout of elements such as the chip capacitors 5b and 5c is possible.
[0010]
In addition, the FPC is complicatedly bent along the wavy line 7 in a portion other than the element, and is folded into a product. Since such a place is covered with the adhesive coverlay, the protection ability against the copper foil pattern 3 is high, and in most cases, the copper foil pattern 3 is not cut and disconnected.
[0011]
When a portion requiring high density and a portion requiring high strength are continuous, and when protection of the coverlay is required, the photosensitive coverlay 1 and the sticking type coverlay 2 like the overlap portion 6 are used. They are designed to overlap each other so that the copper foil pattern 3 thereunder is not exposed in any case due to tolerances. As described above, in the present invention, it is possible to provide a highly accurate and highly reliable FPC by using a photosensitive coverlay film in a place where accuracy is required and a sticky coverlay in a place where strength is required. it can.
[0012]
(Example 2)
Embodiment 2 of the present invention will be described with reference to FIG. 2 which is a cross-sectional view of an FPC on which an element is mounted, and FIG. 3 which is a mounting view of an FPC of this embodiment on which an element is mounted. First, FIG. 2 will be described. Reference numeral 21 denotes an FPC base film made of a polyimide film. Reference numeral 22 denotes an adhesive, and reference numeral 23 denotes a surface side (element mounting surface side) copper foil. The copper foil 23 is attached to the base film 21 by the adhesive 22.
[0013]
Reference numeral 24 denotes a photosensitive coverlay film, which is attached to the surface of the FPC by vacuum lamination. 25 is an adhesive, 26 is a back surface copper foil, and is attached to the back surface of the FPC. Reference numeral 27 denotes an adhesive, and reference numeral 28 denotes an adhesive coverlay, which is attached to the FPC to protect the circuit on the back surface. 29 is a chip element and 30 is solder. A cover lay opening 24a is formed on the surface of the FPC shown in FIG. 2, and a chip element 29 is connected and attached thereto via a solder 30.
[0014]
Next, FIG. 3 will be described. 31 is a photosensitive coverlay film, 32 is a sticking type coverlay film, 33 is a copper foil pattern, 34 is TH, 35 is an electric element such as a capacitor or a transistor, and 37 is a wavy line. This is a bent portion of the FPC. As can be seen from FIG. 3a (surface view), the surface of the FPC is a mounting portion of the element, and the circuit protection on the surface is unified by a photosensitive coverlay film 31 (corresponding to 24 in FIG. 2). Therefore, a high-density element as shown in FIG. 3 can be mounted. The circuits on the back side are all protected by an adhesive coverlay film 32 (corresponding to 28 in FIG. 2).
[0015]
Further, as shown in FIG. 3B (back view), since the copper foil pattern 33 of the bent portion 37 is concentrated on the back surface, it is protected by the strong sticking type coverlay film 32, so that it is difficult to press down with a small radius. The copper foil pattern 33 is not cut even by bending. Furthermore, although the circuit of this FPC is a considerably complicated circuit, the pattern distribution is almost completed on the surface on which the high-density mounting is performed due to the photosensitive coverlay film 31, and the rear surface has a sufficient thickness. The copper foil pattern 33 and the ground pattern having a large area can be patterned, so that the noise generated by this circuit can be reduced and the received noise can be reduced.
[0016]
The FPC having such a configuration has the following advantages in addition to the advantages shown in the first embodiment of the present invention. Since one type of coverlay film is unified for one surface of the FPC, the structure is simplified, the manufacturing process can be omitted, and the FPC can be manufactured quickly and cheaply.
[0017]
【The invention's effect】
As described above, according to the first embodiment of the present invention, a photosensitive coverlay is required in a place where a high precision is required for a coverlay opening, and a sticky coverlay film is used in a place where a high strength is required. By using the FPC, a high-density and highly reliable FPC can be provided.
[0018]
According to the second embodiment, mounting requiring high precision is concentrated on one side of the double-sided FPC, the circuit is protected only by the photosensitive coverlay, and the other side is mechanically bent by bending or the like. In addition, by concentrating the places where strong protection is required, and by adopting a structure in which the circuit is protected only with the adhesive coverlay, the structure of the FPC can be simplified, and a short delivery time and low cost FPC can be provided. .
[Brief description of the drawings]
FIG. 1 is a mounting diagram of an FPC showing a first embodiment of the present invention.
FIG. 2 is a cross-sectional view of an FPC showing a second embodiment of the present invention.
FIG. 3 is a mounting diagram of an FPC showing a second embodiment of the present invention.
[Explanation of symbols]
1, 24, 31 Photosensitive coverlay film 2, 28, 32 Sticky coverlay film 5, 29, 35 Electric element

Claims (1)

少なくとも2層のパターン層を持つフレキシブルプリント基板において、
前記フレキシブルプリント基板の表面に露出する一方の面は、素子の実装部であり、回路パターンを保護、絶縁するためのカバーレイフイルムには、回路パターンの形成された銅貼板に貼り合わせた後にカバーレイ開口部以外を感光させて硬化させ、硬化していない部分を除去してカバーレイ開口を形成して銅箔を露出させる感光性カバーレイフイルムを用いており、前記フレキシブルプリント基板の表面に露出する他方の面は、前記フレキシブルプリント基板を折り曲げて利用する、機械的なストレスの加わる回路パターンを集中して配置し、回路パターンを保護、絶縁するカバーレイフイルムには、予めランド開口を機械加工によって開口させ、ランド開口の形成されたカバーレイフイルムを回路パターンの形成された銅貼板に貼り合わせる貼付式カバーレイフイルムを用いていることを特徴とするフレキシブルプリント基板。
In a flexible printed circuit board having at least two pattern layers,
One surface exposed on the surface of the flexible printed circuit board is a mounting portion of the element, and the circuit pattern is protected and covered with a coverlay film for insulation, after being bonded to a copper bonding plate on which the circuit pattern is formed. A photosensitive coverlay film is used that exposes and cures the portions other than the coverlay opening and removes the uncured portions to form a coverlay opening to expose the copper foil, on the surface of the flexible printed circuit board. On the other exposed surface, a circuit pattern subjected to mechanical stress, which is used by bending the flexible printed circuit board, is concentrated and disposed, and a cover opening film for protecting and insulating the circuit pattern is provided with a land opening beforehand. Opening by processing, laminating cover lay film with land opening on copper paste board with circuit pattern formed A flexible printed circuit board, characterized in that with that patch type cover lay film.
JP17711996A 1996-06-17 1996-06-17 Flexible printed circuit board Expired - Fee Related JP3599487B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17711996A JP3599487B2 (en) 1996-06-17 1996-06-17 Flexible printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17711996A JP3599487B2 (en) 1996-06-17 1996-06-17 Flexible printed circuit board

Publications (2)

Publication Number Publication Date
JPH104256A JPH104256A (en) 1998-01-06
JP3599487B2 true JP3599487B2 (en) 2004-12-08

Family

ID=16025503

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17711996A Expired - Fee Related JP3599487B2 (en) 1996-06-17 1996-06-17 Flexible printed circuit board

Country Status (1)

Country Link
JP (1) JP3599487B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3746013B2 (en) * 2001-10-01 2006-02-15 アサヒ通信株式会社 Circuit board manufacturing method
US7427717B2 (en) 2004-05-19 2008-09-23 Matsushita Electric Industrial Co., Ltd. Flexible printed wiring board and manufacturing method thereof
JP5651096B2 (en) * 2011-11-11 2015-01-07 株式会社ジャパンディスプレイ Flexible printed circuit board and flat display device

Also Published As

Publication number Publication date
JPH104256A (en) 1998-01-06

Similar Documents

Publication Publication Date Title
JP3840180B2 (en) Flexible printed wiring board
KR100722621B1 (en) Method for manufacturing Rigid-flexible Printed Circuit Board
KR20010087268A (en) Method for producing printed wiring board
JPH08125342A (en) Flexible multilayered wiring board and its manufacture
JP2752285B2 (en) Printed wiring board
KR101905879B1 (en) The printed circuit board and the method for manufacturing the same
JP3226959B2 (en) Manufacturing method of multilayer flexible printed circuit board
CN113423172A (en) Rigid-flexible circuit board and manufacturing method thereof
US6687984B1 (en) Method for manufacturing flexible multilayer circuit board
JP3599487B2 (en) Flexible printed circuit board
CN110972413B (en) Composite circuit board and manufacturing method thereof
JP2015012072A (en) Flexible printed wiring board and method for manufacturing flexible printed wiring board
JPH04336486A (en) Printed-circuit board
JP2004063575A (en) Printed board
KR101946989B1 (en) The printed circuit board and the method for manufacturing the same
JP2007250609A (en) Wiring board
CN209861268U (en) Multi-layer circuit board structure with through hole and blind hole simultaneously
JP4070429B2 (en) Rigid flex printed wiring board and manufacturing method thereof
JPS5930555Y2 (en) Printed board
JPH07170029A (en) Flexible printed wiring board and its manufacture
JP4072415B2 (en) Flexible circuit board
CN211959658U (en) Soft and hard circuit board
JP2827472B2 (en) Method of manufacturing through-hole printed wiring board
CN111629513B (en) Multi-layer circuit board structure with through hole and blind hole and its making method
JP2004214393A (en) Method for producing multilayer wiring board

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040615

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040806

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040907

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040914

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20070924

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080924

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090924

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090924

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100924

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100924

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110924

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110924

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120924

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120924

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130924

Year of fee payment: 9

LAPS Cancellation because of no payment of annual fees