JPH104256A - Flexible printed board - Google Patents

Flexible printed board

Info

Publication number
JPH104256A
JPH104256A JP17711996A JP17711996A JPH104256A JP H104256 A JPH104256 A JP H104256A JP 17711996 A JP17711996 A JP 17711996A JP 17711996 A JP17711996 A JP 17711996A JP H104256 A JPH104256 A JP H104256A
Authority
JP
Japan
Prior art keywords
flexible printed
coverlay film
coverlay
circuit board
printed circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP17711996A
Other languages
Japanese (ja)
Other versions
JP3599487B2 (en
Inventor
Satoshi Aikawa
聡 相川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP17711996A priority Critical patent/JP3599487B2/en
Publication of JPH104256A publication Critical patent/JPH104256A/en
Application granted granted Critical
Publication of JP3599487B2 publication Critical patent/JP3599487B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To make feasible of the high density packaging and the enhancement of a circuit reliability by a method wherein a circuit is protected by a photosensi tive cover lay film for the position requiring of the dimensional precision for the cover lay aperture part while the circuit is protected by a bonding cover lay film for the position requiring the mechanical strength. SOLUTION: The circuit in an element packaging part of FPC is protected by a photosensitive cover lay film so as to form a land. The land is formed in high precision for the pattern and configuration of FPC for packaging the element. On the other hand, the parts excluding the FPC elements are bent to be assembled into a product along the broken lines 7 to be covered with a bonding cover lay film to increase the protecting capacity to a copper foil pattern 3. When the parts required of high density and high strength are connected so as to be required of the protection by the cover lays, the sensing cover lay 1 and the bonding cover lay 2 are to be overlapped not to expose the copper foil pattern 3. Through these procedures, the high density and high performance FPC can be manufactured.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明はフレキシブルプリント基
板(以下FPCという)の構造に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a structure of a flexible printed circuit (hereinafter referred to as "FPC").

【0002】[0002]

【従来の技術】FPCの製造の第一の手法は、まず銅箔
をポリイミドなどでできたベースフイルムの両面に貼り
合わせた銅貼板とし、スルーホールを開けスルーホール
メッキし希望の回路形状にエッチングする。また、別の
工程において、ポリイミドフイルムにランド形状を金型
で打ち抜いて貼付式カバーレイフイルムを作る。そし
て、エッチングの完了した銅貼板の両面に貼付式カバー
レイフイルムを手作業で貼り合わせ、FPCの外形を金
型打ち抜きによって形成して完成する。また、この後銅
箔露出部に対して金メッキやクリーム半田印刷などの適
当な表面処理を施すこともある。
2. Description of the Related Art A first method of manufacturing an FPC is to first form a copper-clad plate made by bonding a copper foil to both sides of a base film made of polyimide or the like, open a through-hole, and perform through-hole plating to obtain a desired circuit shape. Etch. In another step, a land shape is punched out of a polyimide film with a mold to form an adhesive coverlay film. Then, an adhesive type cover lay film is manually attached to both sides of the etched copper adhesive plate, and the outer shape of the FPC is formed by punching out a die. After that, an appropriate surface treatment such as gold plating or cream solder printing may be performed on the exposed portion of the copper foil.

【0003】FPC製造の第二の手法は、第一の手法と
同様の方法で、エッチングの完了した銅貼板を用意す
る。そして、アクリル系樹脂などでできた感光性カバー
レイフイルムを両面にラミネートし、カバーレイ必要部
を感光させて、残りのカバーレイ開口部分を除去するこ
とによってランドを形成する。そして、FPC外形を金
型加工して完成する。
[0003] A second method of manufacturing the FPC is to prepare a copper-clad plate that has been completely etched by the same method as the first method. Then, a photosensitive coverlay film made of an acrylic resin or the like is laminated on both surfaces, a necessary portion of the coverlay is exposed, and the remaining coverlay opening is removed to form a land. Then, the outer shape of the FPC is completed by die processing.

【0004】[0004]

【発明が解決しようとする課題】しかしながら、上記従
来例には以下に挙げる問題点があった。まず第一の手法
の貼付式カバーレイの場合、開口を形成したカバーレイ
を手作業で貼り付けるため、どうしても手間が掛かり、
その結果コストが上昇する。また、貼付式カバーレイと
銅貼板の貼り合わせには接着剤を用いる。そのため貼付
式カバーレイ開口部には接着剤がにじみ出てしまい実質
的なカバーレイ開口を小さくしてしまう。その上前記し
た工程手順中、開口を形成した貼付式カバーレイフイル
ムをエッチングした銅貼板に貼り合わせる為にFPCの
パターンとカバーレイの開口の位置がずれてしまうこと
は避けられない。従って貼付式カバーレイの開口は接着
剤が多少はみ出しても大丈夫な十分な大きさを持つと共
に、貼付式カバーレイ開口部の銅箔パターンは貼付式カ
バーレイの貼りずれを許容できる広さが必要になる。従
ってランドの為に大きな面積が必要になり、最近特に要
求される実装の高密度化を妨げる。
However, the above-mentioned prior art has the following problems. First, in the case of the sticking type cover lay of the first method, it takes time and effort to stick the cover lay with openings formed by hand,
As a result, costs increase. In addition, an adhesive is used for attaching the adhesive coverlay and the copper adhesive plate. For this reason, the adhesive oozes out from the sticking-type cover lay opening, and the substantial cover lay opening is reduced. In addition, during the above-described process steps, it is inevitable that the pattern of the FPC and the position of the opening of the cover lay deviate from each other in order to attach the adhesive cover lay film having the opening formed to the etched copper plate. Therefore, the opening of the adhesive coverlay must be large enough to allow some adhesive to stick out, and the copper foil pattern of the adhesive coverlay opening needs to be large enough to allow the adhesive slippage of the adhesive coverlay. become. Therefore, a large area is required for the land, which hinders the recent demand for high density mounting.

【0005】また、従来の第二の手法の感光性カバーレ
イの場合、その特性上十分な機械強度を得ることができ
ない。そのためFPCの激しい曲げに対してパターン切
れを起こしたり、素子をリフローするときにFPCが変
形(そり)を生じ、半田づけ不良を起こしたりする。こ
の様に、従来のFPCには主に貼付式カバーレイフイル
ムと、感光性カバーレイフイルムの二種類が用いられて
いたがそれぞれに一長一短があり、高密度実装を求める
とFPCの機械強度は落ち、機械強度を追求すると高密
度実装はできないというジレンマがあった。
Further, in the case of the conventional photosensitive coverlay of the second method, sufficient mechanical strength cannot be obtained due to its characteristics. Therefore, the pattern may be cut due to severe bending of the FPC, or the FPC may be deformed (warped) when the element is reflowed, resulting in poor soldering. As described above, the conventional FPC mainly uses two types of cover-lay film and photosensitive cover-lay film, but each has its own advantages and disadvantages. However, there is a dilemma that high-density mounting cannot be achieved if mechanical strength is pursued.

【0006】[0006]

【課題を解決するための手段】上記問題点を解決するた
めに、まず本発明の実施例1では、素子実装部のような
カバーレイ開口に寸法精度を要求される場所には感光性
カバーレイフイルムで回路を保護し、、折り曲げ部の様
に機械強度を要求される場所には貼付式カバーレイフイ
ルムで回路を保護する。このように構成することで、実
装の高密度化と、FPCに形成された回路の信頼性の高
さを両立することができる。
In order to solve the above-mentioned problems, in the first embodiment of the present invention, a photosensitive coverlay is provided at a place where dimensional accuracy is required for a coverlay opening such as an element mounting portion. The circuit is protected by a film, and the circuit is protected by a stick-on coverlay film in places where mechanical strength is required, such as a bent part. With this configuration, it is possible to achieve both high density mounting and high reliability of a circuit formed in the FPC.

【0007】次に、本発明の実施例2によれば、FPC
の一方の面に素子の実装部を集中させ、その面のカバー
レイフイルムは感光性カバーレイフイルムに統一し、他
方の面は折り曲げられる回路を集中させ、この面のカバ
ーレイフイルムを貼付式カバーレイフイルムとする。こ
のようにすると、FPCの製造工程を単純化することが
でき、製造工程を省略でき、早く、安くFPCを製造す
ることが可能となる。
Next, according to the second embodiment of the present invention, the FPC
The component mounting part is concentrated on one side, the coverlay film on that side is unified with a photosensitive coverlay film, the other side is a circuit that can be folded, and the coverlay film on this side is attached with a cover Ray film. In this way, the manufacturing process of the FPC can be simplified, the manufacturing process can be omitted, and the FPC can be manufactured quickly and inexpensively.

【0008】[0008]

【実施例】【Example】

(実施例1)本発明の実施例1の説明をFPCの実装図
である図1に基づいて説明する。図において、黒く塗り
つぶした部分1a〜1dは感光性カバーレイによって回
路が保護された部分であり、ハッチングで示された部分
2a〜2dは貼付式カバーレイによって回路を保護して
いる部分である。3は銅貼板をエッチングして形成され
ている銅箔パターンである。4はドリルで穴を開け、メ
ッキをして、FPCの表裏パターンを電気的に接続して
いるスルーホール(以下、THとする)である。5a、
5eはセンサ一体型ICであり、5b、5cはチップコ
ンデンサであり、5d、5fは光学素子である。6は感
光性カバーレイ1と貼付式カバーレイ2のオーバーラッ
プ部分である。7a〜7rの波線はFPCを製品に組み
込む際に折り曲げる場所を示している。
(Embodiment 1) An embodiment 1 of the present invention will be described with reference to FIG. In the figure, black portions 1a to 1d are portions where the circuit is protected by the photosensitive coverlay, and hatched portions 2a to 2d are portions where the circuit is protected by the sticking type coverlay. Reference numeral 3 denotes a copper foil pattern formed by etching a copper paste plate. Reference numeral 4 denotes a through hole (hereinafter, referred to as TH) that is formed by drilling, plating, and electrically connecting the front and back patterns of the FPC. 5a,
5e is a sensor-integrated IC, 5b and 5c are chip capacitors, and 5d and 5f are optical elements. Reference numeral 6 denotes an overlapping portion between the photosensitive coverlay 1 and the sticking type coverlay 2. The dashed lines 7a to 7r indicate locations where the FPC is bent when the FPC is incorporated into a product.

【0009】このFPCの素子搭載部は感光性カバーレ
イ1で覆われており、それ以外の部分は貼付式カバーレ
イ2で覆われている。図1で示すように、本実施例のF
PCは素子実装部には感光性カバーレイフイルム1によ
って回路を保護し、ランドを形成している。このため、
ランドはFPCのパターン及び外形に対して非常に精度
よく形成できており、各素子の実装を精度良く行うこと
ができる。また、必要となるランドの大きさが小さくな
り、かつランドの為のパターンも小さくできている。こ
の結果、チップコンデンサ5bと5cのように密集した
素子のレイアウトも可能となっている。
[0009] The element mounting portion of the FPC is covered with a photosensitive cover lay 1, and the other portions are covered with a sticking type cover lay 2. As shown in FIG.
In the PC, a circuit is protected by a photosensitive coverlay film 1 in an element mounting portion to form a land. For this reason,
The lands can be formed very accurately with respect to the pattern and the outer shape of the FPC, and each element can be mounted with high accuracy. In addition, the required land size is reduced, and the pattern for the land is also reduced. As a result, a dense layout of elements such as the chip capacitors 5b and 5c is possible.

【0010】また、このFPCは素子以外の部分では波
線7に沿って複雑に、きつく折り曲げて製品に組み込ま
れる。このような場所は貼付式カバーレイで覆われてい
るので、銅箔パターン3に対する保護能力が高く、たい
ていの場合に銅箔パターン3が切れて断線するようなこ
とは無い。
[0010] In addition, the FPC is complicatedly bent along the dashed line 7 at a portion other than the element and is incorporated into a product. Since such a place is covered with the adhesive coverlay, the protection ability against the copper foil pattern 3 is high, and in most cases, the copper foil pattern 3 is not cut and disconnected.

【0011】また、高密度が必要な部分と高強度が必要
な部分が連続していて、カバーレイの保護が必要な場合
にはオーバーラップ部6の様に感光性カバーレイ1と貼
付式カバーレイ2が重複するように設計し、双方が公差
によっていずれにしてもその下の銅箔パターン3が露出
することが無いようになっている。このように、本発明
では精度の必要な場所には感光性カバーレイフイルム
を、強度の必要な部分には貼付式カバーレイを用いるこ
とによって高精度かつ、高信頼性なFPCを提供するこ
とができる。
When a portion requiring high density and a portion requiring high strength are continuous and the protection of the coverlay is required, the photosensitive coverlay 1 and the adhesive cover are provided like the overlap portion 6. The rays 2 are designed so as to overlap each other, so that the copper foil pattern 3 thereunder is not exposed in any case due to tolerances. As described above, in the present invention, it is possible to provide a highly accurate and highly reliable FPC by using a photosensitive coverlay film in a place where accuracy is required and a sticky coverlay in a place where strength is required. it can.

【0012】(実施例2)本発明の実施例2を素子を実
装したFPCの断面図である図2、及び本実施例のFP
Cに素子を実装した実装図である図3に基づいて説明す
る。まず、図2についての説明を行う。21はポリイミ
ドフイルムでできたFPCのベースフイルムである。2
2は接着剤、23は表面側(素子実装面側)銅箔であ
り、接着剤22によって銅箔23はベースフイルム21
に取り付けられている。
(Embodiment 2) FIG. 2 is a cross-sectional view of an FPC on which elements according to Embodiment 2 of the present invention are mounted, and the FP of this embodiment.
A description will be given based on FIG. 3 which is a mounting diagram in which elements are mounted on C. First, FIG. 2 will be described. 21 is an FPC base film made of a polyimide film. 2
2 is an adhesive, 23 is a surface side (element mounting surface side) copper foil, and the copper foil 23 is bonded to the base film 21 by the adhesive 22.
Attached to.

【0013】24は感光性カバーレイフイルムであり、
FPCの表面に対して真空ラミネートによって貼り付け
られている。25は接着剤であり、26は裏面銅箔であ
り、FPCの裏面に取り付けられている。27は接着剤
であり、28は貼付式カバーレイであり、FPCに貼り
付けられて裏面の回路を保護している。29はチップ素
子であり、30は半田である。図2のFPCの表面にカ
バーレイ開口24aを形成してそこに半田30を介して
チップ素子29が接続、取り付けされている。
Reference numeral 24 denotes a photosensitive coverlay film,
It is attached to the surface of the FPC by vacuum lamination. 25 is an adhesive, 26 is a back surface copper foil, and is attached to the back surface of the FPC. Reference numeral 27 denotes an adhesive, and reference numeral 28 denotes an adhesive cover lay, which is attached to the FPC to protect the circuit on the back surface. 29 is a chip element, and 30 is solder. A coverlay opening 24a is formed on the surface of the FPC shown in FIG. 2, and a chip element 29 is connected and attached thereto via a solder 30.

【0014】次に図3についての説明を行う。31は感
光性カバーレイフイルムであり、32は貼付式カバーレ
イフイルムであり、33は銅箔パターンであり、34は
THであり、35はコンデンサ、トランジスタなどの電
気素子であり、37の波線はこのFPCの折り曲げ部で
ある。図3a(表面図)からわかる用に、FPCの表面
は素子の実装部とし、表面の回路保護は感光性カバーレ
イフイルム31(図2の24に対応する)で統一されて
いる。このため図3に示したような高密度の素子の実装
が可能になる。また裏面の回路は貼付式カバーレイフイ
ルム32(図2の28に対応する)によってすべて保護
されている。
Next, FIG. 3 will be described. 31 is a photosensitive coverlay film, 32 is a sticking type coverlay film, 33 is a copper foil pattern, 34 is TH, 35 is an electric element such as a capacitor or a transistor, and 37 is a wavy line. This is a bent portion of the FPC. As can be seen from FIG. 3a (surface view), the surface of the FPC is a mounting portion of the element, and the circuit protection on the surface is unified by a photosensitive coverlay film 31 (corresponding to 24 in FIG. 2). Therefore, a high-density element as shown in FIG. 3 can be mounted. The circuits on the back side are all protected by a stick-on coverlay film 32 (corresponding to 28 in FIG. 2).

【0015】また、図3b(裏面図)に示すように、折
り曲げ部37の銅箔パターン33は裏面に集中している
ので丈夫な貼付式カバーレイフイルム32で保護されて
いるので小半径で押さえつけるような厳しい曲げに対し
ても銅箔パターン33が切れることはない。さらに、こ
のFPCの回路はかなり複雑な回路であるが、感光性カ
バーレイフイルム31のおかげでパターンの配回しが高
密度実装を行った表面の中でほぼ完結し、裏面では十分
な太さの銅箔パターン33と、広い面積のグランドパタ
ーンをパターニングできるようになり、この回路が発す
るノイズを軽減し、かつ受けるノイズも軽減されたノイ
ズに強い基板設計が実現できている。
As shown in FIG. 3B (back view), since the copper foil pattern 33 of the bent portion 37 is concentrated on the back surface, it is protected by a strong adhesive coverlay film 32, so that it is pressed with a small radius. Even under such severe bending, the copper foil pattern 33 does not break. Furthermore, although the circuit of this FPC is a considerably complicated circuit, the pattern distribution is almost completed on the surface on which the high-density mounting is performed due to the photosensitive coverlay film 31, and the rear surface has a sufficient thickness. The copper foil pattern 33 and the ground pattern having a large area can be patterned, so that the noise generated by this circuit can be reduced, and the received noise is also reduced.

【0016】このような構成のFPCによって、本発明
の実施例1に示したようなメリットがあるほかにも次の
様なメリットがある。それは、FPCの一方の面に対し
て一種類のカバーレイフイルムに統一してある為に構造
が簡単になり、製造工程を省略でき、早く、安くFPC
を製造することが可能となる。
The FPC having such a configuration has the following advantages in addition to the advantages shown in the first embodiment of the present invention. Because one type of coverlay film is integrated on one side of the FPC, the structure is simplified, the manufacturing process can be omitted, and the FPC can be quickly and inexpensively.
Can be manufactured.

【0017】[0017]

【発明の効果】以上説明してきたように、本発明の実施
例1によれば、カバーレイ開口に高精度を要求される場
所には感光性カバーレイを、高強度が要求される場所に
は貼付式カバーレイフイルムを用いることで、高密度
で、高信頼性なFPCを提供できる。
As described above, according to the first embodiment of the present invention, a photosensitive coverlay is required in a place where a high precision is required for a coverlay opening, and a photosensitive coverlay is required in a place where a high strength is required. By using the adhesive coverlay film, a high-density and highly reliable FPC can be provided.

【0018】また、実施例2によれば、両面FPCの一
方の面に高精度を必要とする実装を集中させ、感光性カ
バーレイのみで回路を保護し、他方の面は折り曲げなど
で機械的に力が加わり、強く保護する必要のある場所を
集中させ、貼付式カバーレイのみで回路を保護する構造
とすることでFPCの構造を簡素化し、短納期、低コス
トのFPCを提供することが可能となる。
According to the second embodiment, mounting requiring high accuracy is concentrated on one side of the double-sided FPC, the circuit is protected only by the photosensitive coverlay, and the other side is mechanically folded or the like. The FPC is concentrated on the areas where strong protection is required, and the circuit is protected only by the stick-on coverlay, which simplifies the structure of the FPC and provides a short delivery time and low cost FPC. It becomes possible.

【図面の簡単な説明】[Brief description of the drawings]

【図1】図1は、本発明の実施例1を示すFPCの実装
図である。
FIG. 1 is a mounting diagram of an FPC showing a first embodiment of the present invention.

【図2】図2は、本発明の実施例2を示すFPCの断面
図である。
FIG. 2 is a sectional view of an FPC showing a second embodiment of the present invention.

【図3】図3は、本発明の実施例2を示すFPCの実装
図である。
FIG. 3 is a mounting diagram of an FPC showing a second embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1、24、31 感光性カバーレイフイルム 2、28、32 貼付式カバーレイフイルム 5、29、35 電気素子 1, 24, 31 Photosensitive cover lay film 2, 28, 32 Sticky cover lay film 5, 29, 35 Electric element

Claims (6)

【特許請求の範囲】[Claims] 【請求項1】 フレキシブルプリント基板において、 回路パターンを絶縁保護するためのカバーレイフイルム
が回路パターンの形成された銅貼板に貼り合わせた後に
カバーレイ開口部以外を感光させて硬化させ、硬化して
いない部分を除去してカバーレイ開口を形成して銅箔を
露出させる感光性カバーレイフイルムと、 カバーレイフイルムを予めランド開口を機械加工によっ
て開口させ、カバーレイフイルムを回路パターンの形成
された銅貼板に貼り合わせる貼付式カバーレイフイルム
と、 を併用していることを特徴とするフレキシブルプリント
基板。
In a flexible printed circuit board, a coverlay film for insulating and protecting a circuit pattern is attached to a copper adhesive plate on which a circuit pattern is formed, and then exposed to light except for the coverlay opening and cured. A photosensitive coverlay film exposing the copper foil by forming a coverlay opening by removing the uncovered portion, and a land opening of the coverlay film previously formed by machining, and the coverlay film is formed with a circuit pattern. A flexible printed circuit board, characterized by using a combination of an adhesive cover lay film to be attached to a copper adhesive plate and
【請求項2】 請求項1記載のフレキシブルプリント基
板において、素子実装部分に対して感光性カバーレイフ
イルムを用いて回路パターンを絶縁、保護していること
を特徴としたフレキシブルプリント基板。
2. The flexible printed circuit board according to claim 1, wherein the circuit pattern is insulated and protected by using a photosensitive coverlay film for the element mounting portion.
【請求項3】 請求項1記載のフレキシブルプリント基
板において、前記フレキシブルプリント基板を折り曲げ
て利用する部分に対して貼付式カバーレイフイルムを用
いて回路パターンを保護、絶縁していることを特徴とす
るフレキシブルプリント基板。
3. The flexible printed circuit board according to claim 1, wherein the circuit pattern is protected and insulated by using an adhesive coverlay film for a portion of the flexible printed circuit board which is to be used by bending. Flexible printed circuit board.
【請求項4】 少なくとも2層のパターン層を持つフレ
キシブルプリント基板において、 回路パターンを保護、絶縁するためのカバーレイフイル
ムが回路パターンの形成された銅貼板に貼り合わせた後
にカバーレイ開口部以外を感光させて硬化させ、硬化し
ていない部分を除去してカバーレイ開口を形成して銅箔
を露出させる感光性カバーレイフイルムと、 カバーレイフイルムを予めランド開口を機械加工によっ
て開口させ、ランド開口の形成されたカバーレイフイル
ムを回路パターンの形成された銅貼板に貼り合わせる貼
付式カバーレイフイルムと、 を併用していることを特徴とするフレキシブルプリント
基板。
4. A flexible printed circuit board having at least two pattern layers, wherein a coverlay film for protecting and insulating a circuit pattern is attached to a copper-clad board on which a circuit pattern is formed, and then the coverlay film other than the coverlay opening is formed. A photosensitive coverlay film that exposes the copper foil by forming a coverlay opening by exposing the uncured portion and exposing the copper foil; A flexible printed circuit board, comprising: an adhesive coverlay film for attaching a coverlay film having an opening to a copper adhesive plate having a circuit pattern formed thereon.
【請求項5】 請求項4記載のフレキシブルプリント基
板において、前記フレキシブルプリント基板の表面に露
出する一方の面の回路パターンを保護、絶縁するカバー
レイフイルムに感光性カバーレイフイルムを、前記フレ
キシブルプリント基板の表面に露出する他方の面の回路
パターンを保護、絶縁するカバーレイフイルムに貼付式
カバーレイフイルムを用いることを特徴とするフレキシ
ブルプリント基板。
5. The flexible printed circuit board according to claim 4, wherein a photosensitive coverlay film is provided on a coverlay film for protecting and insulating a circuit pattern on one surface exposed on a surface of the flexible printed circuit board. A flexible printed circuit board, characterized in that an adhesive coverlay film is used as a coverlay film for protecting and insulating the circuit pattern on the other surface exposed on the surface of the flexible printed circuit board.
【請求項6】 請求項5記載のフレキシブルプリント基
板において、感光性カバーレイフイルムを用いた面には
実装する素子を集中配置し、貼付式カバーレイフイルム
を用いた面には機械的なストレスの加わる回路パターン
を集中して配置していることを特徴とするフレキシブル
プリント基板。
6. The flexible printed circuit board according to claim 5, wherein elements to be mounted are concentrated on the surface using the photosensitive coverlay film, and mechanical stress is not applied on the surface using the sticking type coverlay film. A flexible printed circuit board in which added circuit patterns are concentrated.
JP17711996A 1996-06-17 1996-06-17 Flexible printed circuit board Expired - Fee Related JP3599487B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17711996A JP3599487B2 (en) 1996-06-17 1996-06-17 Flexible printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17711996A JP3599487B2 (en) 1996-06-17 1996-06-17 Flexible printed circuit board

Publications (2)

Publication Number Publication Date
JPH104256A true JPH104256A (en) 1998-01-06
JP3599487B2 JP3599487B2 (en) 2004-12-08

Family

ID=16025503

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17711996A Expired - Fee Related JP3599487B2 (en) 1996-06-17 1996-06-17 Flexible printed circuit board

Country Status (1)

Country Link
JP (1) JP3599487B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030028435A (en) * 2001-10-01 2003-04-08 아사히 통신주식회사 Flexible printed circuit board and manufacturing method for the same
US7427717B2 (en) 2004-05-19 2008-09-23 Matsushita Electric Industrial Co., Ltd. Flexible printed wiring board and manufacturing method thereof
JP2013105810A (en) * 2011-11-11 2013-05-30 Japan Display Central Co Ltd Flexible printed board

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030028435A (en) * 2001-10-01 2003-04-08 아사히 통신주식회사 Flexible printed circuit board and manufacturing method for the same
US7427717B2 (en) 2004-05-19 2008-09-23 Matsushita Electric Industrial Co., Ltd. Flexible printed wiring board and manufacturing method thereof
JP2013105810A (en) * 2011-11-11 2013-05-30 Japan Display Central Co Ltd Flexible printed board

Also Published As

Publication number Publication date
JP3599487B2 (en) 2004-12-08

Similar Documents

Publication Publication Date Title
KR100760603B1 (en) Method for producing printed wiring board
JP3840180B2 (en) Flexible printed wiring board
JPH06334279A (en) Multilayer flexible electrical substrate
JP3382482B2 (en) Method of manufacturing circuit board for semiconductor package
JP2752285B2 (en) Printed wiring board
KR100703663B1 (en) Printed circuit board and making method the same
JP2015012072A (en) Flexible printed wiring board and method for manufacturing flexible printed wiring board
JP3599487B2 (en) Flexible printed circuit board
JPH07193370A (en) Flex rigid printed board and its manufacturing method
JPH04336486A (en) Printed-circuit board
JP2007250609A (en) Wiring board
CN112449484B (en) Circuit board and method for manufacturing the same
CN113423172A (en) Rigid-flexible circuit board and manufacturing method thereof
JP4070429B2 (en) Rigid flex printed wiring board and manufacturing method thereof
JPH057072A (en) Printed wiring board
JP6460280B2 (en) Component mounting board
JP2871815B2 (en) Functional circuit module
JP2827472B2 (en) Method of manufacturing through-hole printed wiring board
JP4072415B2 (en) Flexible circuit board
JPH05283888A (en) Printed wiring board and its manufacture
CN211959658U (en) Soft and hard circuit board
JPH0766570A (en) Electronic circuit package and its manufacturing method
JP2649438B2 (en) Circuit board with circuit component mounting terminal and method of manufacturing the same
JP3050253B2 (en) Method of manufacturing multilayer electronic component mounting substrate
JP4137295B2 (en) CSP tape carrier manufacturing method

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040615

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040806

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040907

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040914

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20070924

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080924

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090924

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090924

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100924

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100924

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110924

Year of fee payment: 7

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110924

Year of fee payment: 7

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120924

Year of fee payment: 8

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120924

Year of fee payment: 8

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130924

Year of fee payment: 9

LAPS Cancellation because of no payment of annual fees