CN112449484B - Circuit board and method for manufacturing the same - Google Patents

Circuit board and method for manufacturing the same Download PDF

Info

Publication number
CN112449484B
CN112449484B CN201910811923.8A CN201910811923A CN112449484B CN 112449484 B CN112449484 B CN 112449484B CN 201910811923 A CN201910811923 A CN 201910811923A CN 112449484 B CN112449484 B CN 112449484B
Authority
CN
China
Prior art keywords
layer
copper
conductive
circuit board
photosensitive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910811923.8A
Other languages
Chinese (zh)
Other versions
CN112449484A (en
Inventor
李卫祥
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avary Holding Shenzhen Co Ltd
Qing Ding Precision Electronics Huaian Co Ltd
Original Assignee
Avary Holding Shenzhen Co Ltd
Qing Ding Precision Electronics Huaian Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Avary Holding Shenzhen Co Ltd, Qing Ding Precision Electronics Huaian Co Ltd filed Critical Avary Holding Shenzhen Co Ltd
Priority to CN201910811923.8A priority Critical patent/CN112449484B/en
Publication of CN112449484A publication Critical patent/CN112449484A/en
Application granted granted Critical
Publication of CN112449484B publication Critical patent/CN112449484B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/115Via connections; Lands around holes or via connections
    • H05K1/116Lands, clearance holes or other lay-out details concerning the surrounding of a via
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/118Printed elements for providing electric connections to or between printed circuits specially for flexible printed circuits, e.g. using folded portions
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/02Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42Plated through-holes or plated via connections
    • H05K3/421Blind plated via connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09372Pads and lands
    • H05K2201/09481Via in pad; Pad over filled via
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/095Conductive through-holes or vias
    • H05K2201/09509Blind vias, i.e. vias having one side closed

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)

Abstract

A circuit board manufacturing method comprising: a copper-clad substrate including a base layer and a first copper layer formed on one side of the base layer is provided. A blind hole is opened in the copper-clad substrate, a copper-clad layer is formed on the first copper layer, and part of the copper-clad layer is filled in the blind hole to form a conductive part. And covering a first photosensitive film on the copper plating layer, and carrying out exposure and development on the first photosensitive film to obtain a first photosensitive pattern in a trapezoidal structure, wherein the first photosensitive pattern covers the conductive part and the part of the copper plating layer surrounding the conductive part. And etching the copper-plated layer through the first photosensitive pattern to obtain a welding pad on the conductive part, wherein the welding pad comprises a third surface far away from the first copper layer and a bent fourth surface formed by extending from the third surface to the first copper layer. And stripping the first photosensitive pattern and etching the first copper layer to obtain a first conductive circuit layer. The circuit board manufacturing method provided by the invention can avoid the circuit board from being layered and exploded. In addition, the invention also provides a circuit board.

Description

Circuit board and method for manufacturing the same
Technical Field
The invention relates to a circuit board and a manufacturing method thereof.
Background
In the prior art, a solder pad in a flexible circuit board is usually formed by a method of selectively plating hole copper, the edge corner of the solder pad formed by local copper plating is usually a right angle, and after a covering layer is subsequently laminated, the thickness of the covering layer at the edge of the solder pad is obviously smaller than that of the covering layer in other areas, so that the flexible circuit board is easy to delaminate and burst under thermal impact such as reflow soldering, heat storage and the like, and the yield is reduced.
Disclosure of Invention
In view of this, the present invention provides a method for manufacturing a circuit board capable of increasing the yield of the circuit board.
In addition, the invention also provides a circuit board manufactured by the manufacturing method.
A method of manufacturing a circuit board, comprising the steps of:
providing a copper-clad substrate, wherein the substrate comprises a base layer and a first copper layer formed on one side of the base layer.
And forming at least one blind hole in the copper-clad substrate, wherein the blind hole penetrates through the first copper layer and the base layer.
And electroplating to form a copper plating layer on the first copper layer, wherein part of the copper plating layer is filled in the blind hole to form a conductive part.
Covering a first photosensitive film on the copper plating layer, wherein the first photosensitive film comprises an exposure area, and the exposure area corresponds to the conductive part and a partial area of the copper plating layer arranged around the conductive part.
And exposing and developing the exposure area to obtain a first photosensitive pattern, wherein the first photosensitive pattern covers the conductive part and a partial area of the copper plating layer arranged around the conductive part, the first photosensitive pattern comprises a first surface far away from the copper plating layer and a second surface close to the copper plating layer, and the width of the first surface is greater than that of the second surface.
Etching the copper plating layer to obtain a welding pad positioned on the conductive part, wherein the welding pad comprises a third surface far away from the first copper layer and a fourth surface formed by extending the edge of the third surface towards the first copper layer, and the fourth surface is a curved surface.
And stripping the first photosensitive pattern, and etching the first copper layer which is not covered by the welding pad, thereby obtaining a first conductive circuit layer.
Further, still include: and forming a first covering film on the first conductive circuit layer.
Further, the copper-clad substrate further includes a second copper layer disposed on a side of the substrate opposite to the first copper layer, the second copper layer closes a bottom of the blind via, and the conductive portion is electrically connected to the second copper layer and the first copper layer, and the method further includes:
covering a second photosensitive film on the second copper layer, wherein the second photosensitive film is not exposed when the exposure area is exposed and developed, so that the second photosensitive film is removed after the development.
Further, still include: and etching the second copper layer to obtain a second conductive circuit layer.
Further, a second cover film is formed on the second conductive circuit layer.
A circuit board, comprising: the circuit board comprises a base layer and a first conductive circuit layer arranged on one side of the base layer, wherein at least one blind hole penetrates through the base layer and the first conductive circuit layer, and a conductive part is filled in each blind hole; and at least one welding pad, formed on the first conductive circuit layer, wherein each welding pad is electrically connected with one of the conductive parts, the welding pad comprises a surface far away from the first conductive circuit layer and another surface formed by extending the edge of the surface towards the first conductive circuit layer, and the other surface is a curved surface.
Further, a first cover film is disposed on the first conductive trace layer.
Furthermore, the circuit board further comprises a second conductive circuit layer, and the second conductive circuit layer is arranged on one side, opposite to the first conductive circuit layer, of the base layer.
Further, the second conductive circuit layer and the first conductive circuit layer are electrically conducted through the conductive part.
Furthermore, a second cover film is arranged on the second conductive circuit layer.
According to the circuit board manufacturing method provided by the invention, the outer surface of the welding pad is inclined towards the first conductive circuit layer, so that the thickness of the insulating covering layer at the edge of the welding pad is increased after the welding pad covers the first insulating covering layer, the welding pad is prevented from being layered and exploded from the edge, and the yield is improved.
Drawings
Fig. 1 is a cross-sectional view of a substrate provided by an embodiment of the present invention.
Fig. 2 is a cross-sectional view of the substrate of fig. 1 after blind vias are formed therein.
Fig. 3 is a cross-sectional view of a through-hole after a copper plating layer is formed by plating on the substrate of fig. 2.
Fig. 4 is a cross-sectional view of the substrate of fig. 3 after a first photosensitive film is laminated thereon and exposed.
Fig. 5 is a cross-sectional view of the substrate of fig. 4 after exposure and development.
Fig. 6 is a cross-sectional view of the substrate of fig. 5 after an etch copper removal process.
Fig. 7 is a cross-sectional view of the substrate of fig. 6 after the first photosensitive film is peeled off.
Fig. 8 is a cross-sectional view of the substrate of fig. 7 after lamination, exposure, development, and etching.
Fig. 9 is a cross-sectional view of a circuit board of an embodiment provided by the present invention.
Description of the main elements
Figure BDA0002185297850000031
Figure BDA0002185297850000041
The following detailed description will further illustrate the invention in conjunction with the above-described figures.
Detailed Description
The circuit board 100 and the manufacturing method thereof according to the present invention will be described in detail with reference to fig. 1 to 9 and the embodiments.
Referring to fig. 1 to 9, a first embodiment of the invention provides a method for manufacturing a circuit board 100, including the following steps:
s1 referring to fig. 1, a copper clad substrate 10 is provided, wherein the copper clad substrate 10 includes a base layer 11 and a first copper layer 12 formed on one side of the base layer 11.
Further, the base layer 11 is a resin layer, such as Polyimide (PI), Polyethylene Terephthalate (PET), or Polyethylene Naphthalate (PEN).
S2 referring to fig. 2, at least one blind via 101 is opened in the copper-clad substrate 10, and the blind via 101 penetrates through the first copper layer 12 and the base layer 11.
S3 referring to fig. 3, a copper plating layer 14 is formed on the first copper layer 12 by electroplating, and a portion of the copper plating layer 14 is filled in the blind via 101 to form a conductive portion 141. The blind hole 101 is filled with copper by plating copper on the first copper layer 12, so that the risk of local filling leakage is avoided, and the resistance of the conductive part 141 to over-cooling or over-heating impact is improved.
S4 referring to fig. 4, covering a first photosensitive film 15 on the copper plating layer 14, wherein the first photosensitive film 15 includes an exposure region 151, and the exposure region 151 corresponds to the conductive portion 141 and a partial region of the copper plating layer 14 surrounding the conductive portion 141.
S5, referring to fig. 5, the exposure region 151 is exposed and developed to obtain a first photosensitive pattern 152, the first photosensitive pattern 152 covers the conductive portion 141 and a partial region of the copper plating layer 14 disposed around the conductive portion 141, the first photosensitive pattern 152 includes a first surface 1521 far away from the copper plating layer 14 and a second surface 1522 close to the copper plating layer 14, and a width L1 of the first surface 1521 is greater than a width L2 of the second surface 1522.
In this embodiment, the exposure region 151 is irradiated with low-energy light and the irradiation time is controlled so that the first surface 1521 irradiated with light in the thickness direction of the first photosensitive film 15 is more completely polymerized than the second surface 1522 irradiated with light away therefrom, and the first photosensitive pattern 152 having a trapezoidal cross section is formed after development.
In another embodiment, the exposed region 151 may be further over-developed to form the first photosensitive pattern 152 having a trapezoidal cross-section.
S6, referring to fig. 6, the copper plating layer 14 is etched to obtain a pad 142 on the conductive portion 141, the pad 142 includes a third surface 1421 far away from the first copper layer 12 and a fourth surface 1422 formed by extending from an edge of the third surface 1421 to a position near the first copper layer 12, and the fourth surface 1422 is bent toward the first copper layer 12. Since the cross section of the first photosensitive pattern 152 is trapezoidal, the etching solution bites the copper plating layer 14 from the corner between the side surface of the first photosensitive pattern 152 and the copper plating layer 14, so that the fourth surface 1422 is bent toward the first copper layer 12.
S7, please refer to fig. 7-8, peeling off the first photosensitive pattern 152; and etching the first copper layer 12 not covered by the bonding pad 142, thereby obtaining a first conductive trace layer 16.
In the present embodiment, etching the first copper layer 12 specifically includes: covering a second photosensitive pattern 17 on the surface of the bonding pad 142, referring to fig. 7, etching the first copper layer 12 through the second photosensitive pattern 17 to obtain the first conductive trace layer 16, so that the bonding pad 142 corresponds to the first conductive trace layer 16.
In this embodiment, step S7 further includes:
referring to fig. 9, a first cover film 18 is laminated on the first conductive trace layer 16, and the edge of the fourth surface 1422 is bent toward the first copper layer 12, so that the thickness d at the edge of the bonding pad 142 is increased, thereby preventing the bonding pad 142 from delaminating and bursting from the edge, and improving the yield.
In this embodiment, referring to fig. 1 to 5, the copper-clad substrate 10 further includes a second copper layer 13, the second copper layer 13 is disposed on a side of the base layer 11 opposite to the first copper layer 12, and a side of the second copper layer 13 close to the base layer 11 is exposed at the bottom of the blind via 101, and the conductive portion 141 is electrically connected to the second copper layer 13 and the first copper layer 12, wherein the step S5 further includes: a second photosensitive film 19 is covered on the second copper layer 13, and the second photosensitive film 19 is not exposed when the exposure region 151 is exposed and developed, so that the second photosensitive film 19 is removed after the development.
In other embodiments of the present invention, the second copper layer 13 may also have a larger thickness, so that the second copper layer 13 is not completely etched by the etching solution.
Referring to fig. 7-8, in the present embodiment, step S6 further includes forming a third photosensitive film (not shown) on the second copper layer 13, obtaining a third photosensitive pattern 191 through exposure and development, and etching the second copper layer 13 through the third photosensitive pattern 191 to obtain the second conductive trace layer 20.
Referring to fig. 9, in the present embodiment, after the step S6, a second cover film 21 is further pressed on the second conductive trace layer 20. In this embodiment, the first cover film 18 and the second cover film 21 include an adhesive layer 181 and an insulating layer 182 laminated on the adhesive layer 181. The adhesive layer 181 may be made of epoxy resin, and the insulating layer 182 may be made of polyimide.
In this embodiment, the blind hole 101 is formed by laser processing, and the cross section of the blind hole 101 is substantially trapezoidal, and the width of the opening is greater than the width of the bottom. In other embodiments of the present invention, the cross section of the blind hole 101 may be rectangular, and the size of the blind hole 101 is set according to specific requirements.
Referring to fig. 8, a circuit board 100 according to an embodiment of the present invention includes a base layer 11, a first conductive trace layer 16 disposed on one side of the base layer 11, at least one blind hole 101 formed through the base layer and the first conductive trace layer 16, and a conductive portion 141 filled in each blind hole 101; and at least one bonding pad 142 formed on the first conductive trace layer 16, each bonding pad 142 electrically connected to one of the conductive portions 141, the bonding pad 142 includes a third surface 1422 away from the first conductive trace layer 16 and a fourth surface 1422 formed by extending an edge of the third surface 1422 toward the first conductive trace layer 16, and the fourth surface 1422 is a curved surface.
It should be understood that the above examples are only for illustrating the present invention and are not to be construed as limiting the present invention. It will be apparent to those skilled in the art that various other changes and modifications can be made in the technical spirit of the present invention within the scope of the appended claims.

Claims (9)

1. A method of manufacturing a circuit board, comprising the steps of:
providing a copper-clad substrate, wherein the substrate comprises a base layer and a first copper layer formed on one side of the base layer;
at least one blind hole is formed in the copper-clad substrate and penetrates through the first copper layer and the base layer;
electroplating on the first copper layer to form a copper plating layer, wherein part of the copper plating layer is filled in the blind hole to form a conductive part;
covering a first photosensitive film on the copper plating layer, wherein the first photosensitive film comprises an exposure area, and the exposure area corresponds to the conductive part and a partial area of the copper plating layer arranged around the conductive part;
exposing and developing the exposure area to obtain a first photosensitive pattern, wherein the first photosensitive pattern covers the conductive part and a partial area of the copper plating layer arranged around the conductive part, the first photosensitive pattern comprises a first surface far away from the copper plating layer and a second surface close to the copper plating layer, and the width of the first surface is greater than that of the second surface;
etching the copper plating layer to obtain a welding pad positioned on the conductive part, wherein the welding pad comprises a third surface far away from the first copper layer and a fourth surface formed by extending the edge of the third surface towards the first copper layer, and the fourth surface is a curved surface;
stripping the first photosensitive pattern; and
and etching the first copper layer which is not covered by the welding pad so as to obtain a first conductive circuit layer.
2. The method for manufacturing a circuit board according to claim 1, further comprising: and forming a first covering film on the first conductive circuit layer.
3. The method of manufacturing a circuit board according to claim 1, wherein the copper-clad substrate further comprises a second copper layer provided on a side of the substrate opposite to the first copper layer, the second copper layer closing a bottom of the blind via, the conductive portion electrically connecting the second copper layer and the first copper layer, the method further comprising:
covering a second photosensitive film on the second copper layer, wherein the second photosensitive film is not exposed when the exposure area is exposed and developed, so that the second photosensitive film is removed after the development.
4. The method for manufacturing a circuit board according to claim 3, further comprising:
and etching the second copper layer to obtain a second conductive circuit layer.
5. The method for manufacturing a circuit board according to claim 4, further comprising forming a second coverlay film on the second conductive trace layer.
6. A circuit board, comprising:
a base layer;
the first conductive circuit layer is arranged on one side of the base layer, at least one blind hole penetrates through the base layer and the first conductive circuit layer, and each blind hole is internally filled with a conductive part; and
the welding pads are formed on the first conductive circuit layer, each welding pad is electrically connected with one of the conductive parts, each welding pad comprises one surface far away from the first conductive circuit layer and the other surface formed by extending the edge of the surface towards the first conductive circuit layer, and the other surface is a curved surface; a first cover film is arranged on the first conductive circuit layer.
7. The circuit board of claim 6, further comprising a second conductive trace layer disposed on a side of the base layer opposite the first conductive trace layer.
8. The circuit board of claim 7, wherein the second conductive trace layer is in electrical communication with the first conductive trace layer through the conductive portion.
9. The circuit board of claim 7, wherein the second conductive trace layer is provided with a second coverlay film.
CN201910811923.8A 2019-08-30 2019-08-30 Circuit board and method for manufacturing the same Active CN112449484B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910811923.8A CN112449484B (en) 2019-08-30 2019-08-30 Circuit board and method for manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910811923.8A CN112449484B (en) 2019-08-30 2019-08-30 Circuit board and method for manufacturing the same

Publications (2)

Publication Number Publication Date
CN112449484A CN112449484A (en) 2021-03-05
CN112449484B true CN112449484B (en) 2022-05-27

Family

ID=74740825

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910811923.8A Active CN112449484B (en) 2019-08-30 2019-08-30 Circuit board and method for manufacturing the same

Country Status (1)

Country Link
CN (1) CN112449484B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114501777A (en) * 2021-12-24 2022-05-13 江西合力泰科技有限公司 Prevent FPC structure and camera module of light leak

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06260759A (en) * 1993-03-05 1994-09-16 Meikoo:Kk Manufacture of printed circuit board
US6709962B2 (en) * 2002-03-19 2004-03-23 N. Edward Berg Process for manufacturing printed circuit boards
US8921705B2 (en) * 2008-11-28 2014-12-30 Ibiden Co., Ltd. Wiring board and fabrication method therefor
CN108966478B (en) * 2017-05-17 2021-02-26 鹏鼎控股(深圳)股份有限公司 Flexible circuit board and manufacturing method thereof

Also Published As

Publication number Publication date
CN112449484A (en) 2021-03-05

Similar Documents

Publication Publication Date Title
JP4876272B2 (en) Printed circuit board and manufacturing method thereof
KR20010020468A (en) Sequentially built integrated circuit package
JP7074409B2 (en) Built-in element type printed circuit board
JP2006303202A (en) Printed board with built-in component and manufacturing method thereof
JP2007123902A (en) Method of manufacturing rigid flexible printed circuit board
JP2006287034A (en) Manufacturing method of wiring substrate utilizing electrolytic plating
US20180332714A1 (en) Printed circuit board and method of fabricating the same
CN110662342B (en) Rigid-flex board and manufacturing method thereof
US20150245492A1 (en) Multilayer wiring board with built-in electronic component
KR101888592B1 (en) Flexible Printed Circuit and Method for Manufacturing The Same
CN112449484B (en) Circuit board and method for manufacturing the same
JP2005079402A (en) Circuit board and its manufacturing method
CN107645855B (en) Leadless electroplating circuit board and manufacturing method thereof
JP5524315B2 (en) Display element module using multilayer flexible printed wiring board
JP2007250609A (en) Wiring board
KR20210156005A (en) Method for manufacturing flexible printed circuit board
JP2015012078A (en) Method for manufacturing flexible printed wiring board and flexible printed wiring board
CN112654129B (en) Anti-electromagnetic interference circuit board and manufacturing method thereof
JP2006156576A (en) Method of manufacturing rigid flex multilayer printed wiring board
US20230109322A1 (en) Wiring board
CN113784529B (en) Circuit board and manufacturing method thereof
JP2022108487A (en) wiring board
CN113939087A (en) Special step type printed circuit board and manufacturing method thereof
JP4359990B2 (en) Film carrier manufacturing method
JP6839099B2 (en) Manufacturing method of component-embedded board and component-embedded board

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant