JP3454642B2 - Signal selection output circuit - Google Patents

Signal selection output circuit

Info

Publication number
JP3454642B2
JP3454642B2 JP21742896A JP21742896A JP3454642B2 JP 3454642 B2 JP3454642 B2 JP 3454642B2 JP 21742896 A JP21742896 A JP 21742896A JP 21742896 A JP21742896 A JP 21742896A JP 3454642 B2 JP3454642 B2 JP 3454642B2
Authority
JP
Japan
Prior art keywords
circuit
input terminal
input
signal
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP21742896A
Other languages
Japanese (ja)
Other versions
JPH1065506A (en
Inventor
孝 休場
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP21742896A priority Critical patent/JP3454642B2/en
Publication of JPH1065506A publication Critical patent/JPH1065506A/en
Application granted granted Critical
Publication of JP3454642B2 publication Critical patent/JP3454642B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は、2つの入力信号の
内の一方を選択して出力する信号選択出力回路に関する
もので、特に、2つの入力信号のDC(直流レベル)が
異なる場合に切り換えても直ちに出力DCが変化(応
答)可能な信号選択出力回路に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a signal selection output circuit for selecting and outputting one of two input signals, and in particular, switching when two input signals have different DCs (direct current levels). However, the present invention relates to a signal selection output circuit whose output DC can be changed (responsive) immediately.

【0002】[0002]

【従来の技術】図2は、従来の信号選択出力回路を示す
ものである。図2の信号源(1)(直流電圧も同時に発
生する)からは図3の点線のDC信号(入力1)が発生
する。又、図2の電圧源(2)からは図3の一点鎖線の
DC信号(入力2)が発生する。図3の一点鎖線のDC
信号は、図3の点線のDC信号に比べレベルが低くなっ
ている。
2. Description of the Related Art FIG. 2 shows a conventional signal selection output circuit. A DC signal (input 1) indicated by a dotted line in FIG. 3 is generated from the signal source (1) in FIG. 2 (a DC voltage is also generated at the same time). Further, the voltage source (2) in FIG. 2 generates a DC signal (input 2) indicated by the alternate long and short dash line in FIG. DC of the alternate long and short dash line in FIG.
The level of the signal is lower than that of the DC signal indicated by the dotted line in FIG.

【0003】この状態で、図2のスイッチ(3)が図示
のようにa側に切り替わっていると時定数回路(4)の
コンデンサ(5)は、信号源(1)からの図3の点線の
DC信号のレベルに充電される。この状態から、図2の
スイッチ(3)がb側に切り替わると電圧源(2)のレ
ベルは低いので時定数回路(4)のコンデンサ(5)
は、図4の点線のレベルから一点鎖線のレベルに放電す
る。
In this state, when the switch (3) of FIG. 2 is switched to the a side as shown in the figure, the capacitor (5) of the time constant circuit (4) shows the dotted line of FIG. 3 from the signal source (1). Is charged to the level of the DC signal. From this state, when the switch (3) in FIG. 2 is switched to the b side, the level of the voltage source (2) is low, so the capacitor (5) of the time constant circuit (4) is
Discharges from the level of the dotted line in FIG. 4 to the level of the alternate long and short dash line.

【0004】それにより、出力端子(6)にはスイッチ
(3)の切り替わりにより直流レベルの変化した出力信
号が得られる。
As a result, at the output terminal (6), an output signal whose DC level is changed by switching the switch (3) can be obtained.

【0005】[0005]

【発明が解決しようとする課題】しかしながら、図2の
回路では、図4に示すように入力1から入力2に切り替
わる際に時間(T1)がかかるという問題があった。図
2の回路では抵抗(7)とコンデンサ(5)の時定数に
より放電時間が定まるため該時定数が長い時に問題とな
る。
However, the circuit of FIG. 2 has a problem that it takes time (T1) to switch from the input 1 to the input 2 as shown in FIG. In the circuit of FIG. 2, since the discharge time is determined by the time constant of the resistor (7) and the capacitor (5), there is a problem when the time constant is long.

【0006】[0006]

【課題を解決するための手段】本発明は、上述の点に鑑
みなされたもので、一端が入力端子に接続され他端が出
力端子に接続された抵抗と該抵抗の他端に接続されたコ
ンデンサとを有する時定数回路と、一方の入力端子に第
1入力信号が、他方の入力端子が前記時定数回路の入力
端子に接続され、その出力端子が前記抵抗の入力端子に
接続される差動増幅器を有する第1のボルテージフォロ
ア回路と、一方の入力端子に第2入力信号が、他方の入
力端子に前記コンデンサの電圧が印加され、その出力端
子が前記抵抗の入力端子に接続される差動増幅器を有す
る第2のボルテージフォロア回路とを備え、前記第1入
力信号又は前記第2入力信号の選択に応じて前記第1の
ボルテージフォロア回路又は前記第2のボルテージフォ
ロア回路を動作させ前記時定数回路の前記出力端子より
選択された信号を導出するようにしたことを特徴とす
る。
SUMMARY OF THE INVENTION The present invention has been made in view of the above points, and has a resistor having one end connected to an input terminal and the other end connected to an output terminal, and a resistor connected to the other end of the resistor. A time constant circuit having a capacitor, and a first input signal connected to one input terminal, the other input terminal connected to the input terminal of the time constant circuit, and an output terminal connected to the input terminal of the resistor. A first voltage follower circuit having a dynamic amplifier, a second input signal applied to one input terminal, the voltage of the capacitor applied to the other input terminal, and an output terminal connected to the input terminal of the resistor. A second voltage follower circuit having a dynamic amplifier, and operates the first voltage follower circuit or the second voltage follower circuit according to selection of the first input signal or the second input signal. Characterized by being adapted to derive a signal selected from the output terminal of the time constant circuit.

【0007】[0007]

【発明の実施の形態】図1は、本発明の信号選択出力回
路を示すもので、(7)は入力1が印加される入力端
子、(8)は入力2が印加される入力端子、(9)は一
端が入力端子(10)に接続され他端が出力端子(1
1)に接続された抵抗(12)と該抵抗(12)の他端
に接続されたコンデンサ(13)とを有する時定数回
路、(14)は一方の入力端子に入力1が、他方の入力
端子が前記時定数回路(9)の入力端子(10)に接続
され、その出力側が入力端子(10)に接続される差動
増幅器(15)を有する第1のボルテージフォロア回
路、(16)は一方の入力端子に入力2が、他方の入力
端子に前記コンデンサ(13)の電圧が印加され、その
出力側が前記入力端子(10)に接続される差動増幅器
(17)を有する第2のボルテージフォロア回路であ
る。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS FIG. 1 shows a signal selection output circuit of the present invention. (7) is an input terminal to which an input 1 is applied, (8) is an input terminal to which an input 2 is applied, 9) has one end connected to the input terminal (10) and the other end connected to the output terminal (1).
A time constant circuit having a resistor (12) connected to 1) and a capacitor (13) connected to the other end of the resistor (12), (14) has an input 1 at one input terminal and an input at the other A first voltage follower circuit (16) having a differential amplifier (15) whose terminal is connected to the input terminal (10) of the time constant circuit (9) and whose output side is connected to the input terminal (10), A second voltage having a differential amplifier (17) having one input terminal to which the input 2 is applied, and the other input terminal to which the voltage of the capacitor (13) is applied, the output side of which is connected to the input terminal (10). It is a follower circuit.

【0008】まず、図1のスイッチ(18)が図示のよ
うにa側の状態であり、差動増幅器の動作電流源(1
9)の電流が差動増幅器(15)に流れているとする。
すると、差動増幅器(15)は、第1のボルテージフォ
ロア回路(14)として動作する。ボルテージフォロア
回路とは入力電圧と等しい電圧を発生するものである。
このため、第1のボルテージフォロア回路(14)が動
作すると差動増幅器(15)を構成するトランジスタの
ベース電圧が等しくなるように帰還がかかる。即ち、差
動増幅器(15)の出力電流は、電流ミラー回路(2
0)に流れ、トランジスタ(21)のベース・エミッタ
を介してトランジスタ(22)のベースに帰還される。
First, the switch (18) in FIG. 1 is in the state of a side as shown, and the operating current source (1
It is assumed that the current of 9) is flowing in the differential amplifier (15).
Then, the differential amplifier (15) operates as a first voltage follower circuit (14). The voltage follower circuit generates a voltage equal to the input voltage.
Therefore, when the first voltage follower circuit (14) operates, feedback is applied so that the base voltages of the transistors forming the differential amplifier (15) become equal. That is, the output current of the differential amplifier (15) is the current mirror circuit (2
0) and is fed back to the base of the transistor (22) via the base-emitter of the transistor (21).

【0009】その結果、入力1と等しい電圧がトランジ
スタ(22)のベースに発生する。例えば、いま入力1
を5Vとすると、時定数回路(9)の入力端子(10)
にも5VのDC電圧が発生する。入力端子(10)に5
VのDC電圧が発生すると、時定数回路(9)への充電
が行われ、出力端子(11)の電圧も5Vに上昇する。
As a result, a voltage equal to input 1 develops at the base of transistor (22). For example, input now 1
Is 5V, the input terminal (10) of the time constant circuit (9)
Also, a DC voltage of 5V is generated. 5 to input terminal (10)
When a DC voltage of V is generated, the time constant circuit (9) is charged and the voltage of the output terminal (11) also rises to 5V.

【0010】この5VのDC電圧が伝わった状態で交流
信号もその上に重畳されて出力される。次にこの状態か
ら入力2に切り換えるにはスイッチ(18)をb側に切
り換えるようにすればよい。スイッチ(18)をb側に
切り換えると、差動増幅器の動作電流源(19)の電流
が差動増幅器(17)に流れる。すると、差動増幅器
(17)が、第1のボルテージフォロア回路(14)の
場合と同様に、第2のボルテージフォロア回路(16)
として動作する。電流ミラー回路(20)と差動増幅器
の動作電流源(19)は、第1のボルテージフォロア回
路(14)の場合と、第2のボルテージフォロア回路
(16)の場合で兼用されており素子によるバラツキが
低減されている。
In the state where the DC voltage of 5V is transmitted, the AC signal is also superimposed and output. Next, in order to switch from this state to the input 2, the switch (18) may be switched to the b side. When the switch (18) is switched to the b side, the current of the operating current source (19) of the differential amplifier flows through the differential amplifier (17). Then, as in the case of the first voltage follower circuit (14), the differential amplifier (17) has the second voltage follower circuit (16).
To work as. The current mirror circuit (20) and the operating current source (19) of the differential amplifier are commonly used in the case of the first voltage follower circuit (14) and the case of the second voltage follower circuit (16). Variation is reduced.

【0011】今、入力2を2Vとすると、コンデンサ
(13)には5Vの電圧が充電されているのでトランジ
スタ(23)がオフし、トランジスタ(24)がオンす
る。トランジスタ(24)のオンにより、トランジスタ
(21)のベースにはベース電流が流れなくなりトラン
ジスタ(21)はオフする。この時、コンデンサ(1
3)の電荷は、抵抗(12)及び定電流源(25)を介
して放電が行われる。図1の回路構成ではコンデンサ
(13)の上端(出力端子(11))の電圧が2Vにな
るようなループが構成されているので、入力端子(1
0)の電圧はそれよりも低くなる。すると、抵抗(1
2)の両端間の電圧差が大きくなり、放電電流の値が大
きくなるので放電時間が短くなる。
Now, assuming that the input 2 is 2V, since the capacitor (13) is charged with a voltage of 5V, the transistor (23) is turned off and the transistor (24) is turned on. When the transistor (24) is turned on, no base current flows through the base of the transistor (21), and the transistor (21) is turned off. At this time, the capacitor (1
The electric charge 3) is discharged through the resistor 12 and the constant current source 25. In the circuit configuration of FIG. 1, a loop is configured such that the voltage of the upper end (output terminal (11)) of the capacitor (13) becomes 2V, so that the input terminal (1
The voltage of 0) becomes lower than that. Then, the resistance (1
Since the voltage difference between both ends of 2) becomes large and the value of the discharge current becomes large, the discharge time becomes short.

【0012】上述の説明では、コンデンサ(13)の電
圧が高い値から低い値に放電する場合について説明した
が、逆にコンデンサ(13)の電圧が低い値から高い値
に充電される場合も同様である。
In the above description, the case where the voltage of the capacitor (13) is discharged from a high value to a low value has been described, but the same applies to the case where the voltage of the capacitor (13) is charged from a low value to a high value. Is.

【0013】[0013]

【発明の効果】以上述べた如く、本発明によれば、ボル
テージフォロア回路の帰還ループ内に時定数回路の抵抗
を取り込んでいるので、2つの入力信号の内の一方を選
択して出力する際に、2つの入力信号のDCが異なる場
合に切り換えても直ちに出力DCが変化(応答)可能で
ある。
As described above, according to the present invention, since the resistance of the time constant circuit is incorporated in the feedback loop of the voltage follower circuit, when one of the two input signals is selected and output. Moreover, the output DC can be changed (responsive) immediately even if the two input signals have different DCs.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の信号選択出力回路を示す回路図であ
る。
FIG. 1 is a circuit diagram showing a signal selection output circuit of the present invention.

【図2】従来の信号選択出力回路を示すブロック図であ
る。
FIG. 2 is a block diagram showing a conventional signal selection output circuit.

【図3】図2の説明に供するための波形図である。FIG. 3 is a waveform chart for explaining FIG.

【図4】図2の説明に供するための波形図である。FIG. 4 is a waveform diagram for explaining FIG.

【符号の説明】[Explanation of symbols]

(9) 時定数回路 (14) 第1のボルテージフォロア回路 (15) 差動増幅器 (16) 第2のボルテージフォロア回路 (17) 差動増幅器 (9) Time constant circuit (14) First voltage follower circuit (15) Differential amplifier (16) Second voltage follower circuit (17) Differential amplifier

Claims (2)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 一端が入力端子に接続され他端が出力端
子に接続された抵抗と該抵抗の他端に接続されたコンデ
ンサとを有する時定数回路と、 一方の入力端子に第1入力信号が、他方の入力端子が前
記時定数回路の入力端子に接続され、その出力端子が前
記抵抗の入力端子に接続される差動増幅器を有する第1
のボルテージフォロア回路と、 一方の入力端子に第2入力信号が、他方の入力端子に前
記コンデンサの電圧が印加され、その出力端子が前記抵
抗の入力端子に接続される差動増幅器を有する第2のボ
ルテージフォロア回路とを備え、前記第1入力信号又は
前記第2入力信号の選択に応じて前記第1のボルテージ
フォロア回路又は前記第2のボルテージフォロア回路を
動作させ前記時定数回路の前記出力端子より選択された
信号を導出するようにしたことを特徴とする信号選択出
力回路。
1. A time constant circuit having a resistor having one end connected to an input terminal and the other end connected to an output terminal, and a capacitor connected to the other end of the resistor, and a first input signal at one input terminal. A first amplifier having a differential amplifier whose other input terminal is connected to the input terminal of the time constant circuit and whose output terminal is connected to the input terminal of the resistor
A voltage follower circuit, and a second differential amplifier having a second input signal applied to one input terminal and the voltage of the capacitor applied to the other input terminal, the output terminal of which is connected to the input terminal of the resistor. And a voltage follower circuit for operating the first voltage follower circuit or the second voltage follower circuit according to the selection of the first input signal or the second input signal. A signal selection output circuit, wherein a more selected signal is derived.
【請求項2】 一端が入力端子に接続され他端が出力端
子に接続された抵抗と該抵抗の他端に接続されたコンデ
ンサとを有する時定数回路と、 一方の入力端子に第1入力信号が、他方の入力端子が前
記時定数回路の入力端子に接続されその出力端子が電流
ミラー回路を介して前記時定数回路の入力端子に接続さ
れる差動増幅器を有する第1のボルテージフォロア回路
と、 一方の入力端子に第2入力信号が、他方の入力端子に前
記コンデンサの電圧が印加され、その出力端子が前記電
流ミラー回路を介して前記時定数回路の入力端子に接続
される差動増幅器を有する第2のボルテージフォロア回
路とを備え、前記第1入力信号又は前記第2入力信号の
選択に応じて前記第1のボルテージフォロア回路又は前
記第2のボルテージフォロア回路を動作させ前記時定数
回路の前記出力端子より選択された信号を導出するよう
にしたことを特徴とする信号選択出力回路。
2. A time constant circuit having a resistor having one end connected to an input terminal and the other end connected to an output terminal, and a capacitor connected to the other end of the resistor, and a first input signal at one input terminal. And a first voltage follower circuit having a differential amplifier whose other input terminal is connected to the input terminal of the time constant circuit and whose output terminal is connected to the input terminal of the time constant circuit via a current mirror circuit. A differential amplifier in which a second input signal is applied to one input terminal and the voltage of the capacitor is applied to the other input terminal, and the output terminal is connected to the input terminal of the time constant circuit via the current mirror circuit. And a second voltage follower circuit having: a first voltage follower circuit or a second voltage follower circuit according to the selection of the first input signal or the second input signal. Signal selection output circuit, characterized in that so as to derive a signal selected from the output terminal of the time constant circuit is.
JP21742896A 1996-08-19 1996-08-19 Signal selection output circuit Expired - Fee Related JP3454642B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21742896A JP3454642B2 (en) 1996-08-19 1996-08-19 Signal selection output circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21742896A JP3454642B2 (en) 1996-08-19 1996-08-19 Signal selection output circuit

Publications (2)

Publication Number Publication Date
JPH1065506A JPH1065506A (en) 1998-03-06
JP3454642B2 true JP3454642B2 (en) 2003-10-06

Family

ID=16704067

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21742896A Expired - Fee Related JP3454642B2 (en) 1996-08-19 1996-08-19 Signal selection output circuit

Country Status (1)

Country Link
JP (1) JP3454642B2 (en)

Also Published As

Publication number Publication date
JPH1065506A (en) 1998-03-06

Similar Documents

Publication Publication Date Title
KR100700406B1 (en) Voltage Regulator
US6885177B2 (en) Switching regulator and slope correcting circuit
US4987323A (en) Peak voltage holding circuit
US5831473A (en) Reference voltage generating circuit capable of suppressing spurious voltage
US4178558A (en) DC Level clamping circuit
EP0662747B1 (en) A DC/DC converter for outputting multiple signals
JPH0577206B2 (en)
US4051428A (en) Current control circuit with current proportional circuit
JP3454642B2 (en) Signal selection output circuit
US6211730B1 (en) Pre-amplifier circuit
JPS61251214A (en) Power supply circuit
EP0410764A2 (en) Comparator circuit
JP2000244289A (en) Comparator circuit
JP2800522B2 (en) Current switching circuit
JP2885848B2 (en) Hysteresis circuit
JP2739953B2 (en) Video signal clamp device
JP3067388B2 (en) Pulse generator
JP2512037B2 (en) Output signal switching device
JP3199098B2 (en) Fieldbus interface circuit
JP3002553B2 (en) Analog switch circuit
KR0171853B1 (en) The lowest voltage control circuit of electric signal
KR940007877B1 (en) Multi-stage mute circuit using one terminal
JPS584867B2 (en) Suichiyokuhenkou Cairo
JPH07302125A (en) Voltage/current generating device
JPH05315877A (en) Clamp circuit

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080725

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080725

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090725

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090725

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100725

Year of fee payment: 7

LAPS Cancellation because of no payment of annual fees