JP2822752B2 - Signal synthesizer - Google Patents

Signal synthesizer

Info

Publication number
JP2822752B2
JP2822752B2 JP4037442A JP3744292A JP2822752B2 JP 2822752 B2 JP2822752 B2 JP 2822752B2 JP 4037442 A JP4037442 A JP 4037442A JP 3744292 A JP3744292 A JP 3744292A JP 2822752 B2 JP2822752 B2 JP 2822752B2
Authority
JP
Japan
Prior art keywords
phase
symmetry
signal
phase difference
data indicating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP4037442A
Other languages
Japanese (ja)
Other versions
JPH05235813A (en
Inventor
康司 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP4037442A priority Critical patent/JP2822752B2/en
Publication of JPH05235813A publication Critical patent/JPH05235813A/en
Application granted granted Critical
Publication of JP2822752B2 publication Critical patent/JP2822752B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明はスペースダイバーシティ
受信装置に適用する信号合成装置に関し、特に周波数ス
ペクトル分布が中心周波数に対して上下対称に分布する
2つのIF受信信号を同相合成する信号合成装置に関す
る。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a signal synthesizing apparatus applied to a space diversity receiving apparatus, and more particularly to a signal synthesizing apparatus for in-phase synthesizing two IF receiving signals whose frequency spectrum distributions are vertically symmetric with respect to a center frequency. .

【0002】[0002]

【従来の技術】図2は、従来の信号合成装置の一例を示
すブロック図である。
2. Description of the Related Art FIG. 2 is a block diagram showing an example of a conventional signal synthesizer.

【0003】2つのIF受信信号S1,S2を合成する
ためには位相を一致させる必要がある。このため、位相
比較器6により2つのIF受信信号の位相差を検出し、
検出した位相差に応じて無限移相器7を制御し、一方の
IF受信信号S2の位相を調整した後、同相となった2
つのIF受信信号を合成器3により合成し、合成信号S
3を得ている。
In order to combine the two IF reception signals S1 and S2, the phases must be matched. For this reason, the phase comparator 6 detects the phase difference between the two IF reception signals,
After controlling the infinite phase shifter 7 in accordance with the detected phase difference and adjusting the phase of one IF reception signal S2, the in-phase 2
The three IF received signals are combined by the combiner 3 and the combined signal S
I got 3.

【0004】ところで、2つのIF受信信号の位相差を
検出して位相を一致させるために、分波器1,2によっ
てそれぞれ分岐し、更に、分岐したIF受信信号をそれ
ぞれ帯域フィルタ4,5を介して位相比較器6に供給し
て位相差を検出し、位相差に応じて無限移相器7を制御
するように位相制御ループを構成している。
By the way, in order to detect the phase difference between the two IF received signals and to make the phases coincide, the signals are branched by the demultiplexers 1 and 2, respectively. A phase control loop is configured to detect the phase difference by supplying the phase difference to the phase comparator 6 and control the infinite phase shifter 7 according to the phase difference.

【0005】[0005]

【発明が解決しようとする課題】上述した従来の信号合
成装置では、動作開始後、最初に位相制御ループが保持
した点で位相が制御される。しかし、位相制御ループの
制御範囲に幅があるので、最初に保持された状態では若
干の位相ずれが生じている。従って、2つのIF受信信
号の位相が完全に一致した最適状態での合成ができない
という問題点を有している。
In the conventional signal synthesizer described above, the phase is controlled at the point that the phase control loop first holds after the operation starts. However, due to the width of the control range of the phase control loop, a slight phase shift occurs in the state where the phase is held first. Therefore, there is a problem that the synthesis cannot be performed in an optimum state in which the phases of the two IF reception signals completely match.

【0006】本発明の目的は、2つのIF受信信号を最
適状態で同期合成できる信号合成装置を提供することに
ある。
It is an object of the present invention to provide a signal synthesizing apparatus capable of synchronizing two IF reception signals in an optimum state.

【0007】[0007]

【課題を解決するための手段】本発明の信号合成装置
は、周波数スペクトラム分布が中心周波数に対して上下
対称に分布する2つのIF受信信号を同相合成する信号
合成装置であって、前記2つのIF受信信号のいずれか
一方の位相を制御信号に応じて変化させる移相手段と、
前記制御信号を生成する制御手段と、前記2つのIF受
信信号の位相差を検出して位相差を示すデータを出力す
る手段と、前記合成信号の周波数スペクトル分布を検出
して中心周波数に対する上側および下側のスペクトル分
布の対称性を検出し、対称性を示すデータを出力する手
段と、前記位相差を示すデータおよび前記対称性を示す
データをそれぞれ受けて記憶する記憶手段とを備え、前
記制御手段は、前記移相手段の移相量を所定の間隔で0
〜360°変化させて前記位相差を示すデータおよび前
記対称性を示すデータをそれぞれ前記記憶手段に記憶さ
せた後、記憶されたデータの内、対称性が最良のデータ
となるように前記制御信号を生成するように構成されて
いる。
A signal synthesizing apparatus according to the present invention is a signal synthesizing apparatus for in-phase synthesizing two IF reception signals whose frequency spectrum distributions are vertically symmetrically distributed with respect to a center frequency. Phase shifting means for changing one of the phases of the IF reception signal in accordance with the control signal;
Control means for generating the control signal; means for detecting a phase difference between the two IF reception signals and outputting data indicating the phase difference; A means for detecting the symmetry of the lower spectral distribution and outputting data indicating the symmetry, and storage means for receiving and storing the data indicating the phase difference and the data indicating the symmetry, respectively, Means for setting the phase shift amount of the phase shift means to 0 at predetermined intervals.
After changing the data indicating the phase difference and the data indicating the symmetry by changing the data by 360 ° in the storage means, the control signal is controlled so that the stored data has the best symmetry. Is configured to generate

【0008】[0008]

【実施例】次に本発明について図面を参照して説明す
る。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be described with reference to the drawings.

【0009】図1は本発明の一実施例を示すブロック図
であり、図2に示した従来の信号合成装置と同一部分に
は同一符号を付してある。ここで、図2と相異するとこ
ろは、周波数特性検出部8およびデータ記憶部9並びに
制御部10が設けられたことである。
FIG. 1 is a block diagram showing an embodiment of the present invention, and the same reference numerals are assigned to the same parts as those of the conventional signal synthesizing apparatus shown in FIG. Here, the difference from FIG. 2 is that a frequency characteristic detection unit 8, a data storage unit 9, and a control unit 10 are provided.

【0010】一般に、16QAM信号等の直交変調信号
の周波数スペクトル分布は、中心周波数に対して上下に
一様に分布する。従って、合成信号の周波数スペクトル
分布の対称性を検出し、最も対称となるポイント、つま
り周波数特性が最もフラットになるポイントに制御する
ことにより、最適状態に位相制御できる。
In general, the frequency spectrum distribution of a quadrature modulated signal such as a 16QAM signal is uniformly distributed above and below the center frequency. Therefore, by detecting the symmetry of the frequency spectrum distribution of the synthesized signal and controlling it to the most symmetrical point, that is, the point where the frequency characteristic becomes the flattest, the phase can be controlled to the optimum state.

【0011】さて、周波数特性検出部8は、合成信号S
3の周波数特性、つまり周波数スペクトル分布を検出
し、中心周波数に対する上側および下側のスペクトル分
布の対称性を検出して対称性を示すデータDsを生成す
る。
Now, the frequency characteristic detecting section 8 outputs the synthesized signal S
3, the frequency spectrum distribution is detected, and the symmetry of the upper and lower spectrum distributions with respect to the center frequency is detected to generate data Ds indicating the symmetry.

【0012】データ記憶部9は、位相比較器6が出力す
る2つのIF受信信号の位相差を示すデータDp、およ
び周波数特性検出部8が出力する対称性を示すデータD
sをそれぞれ受けて記憶する。また、制御部10は、移
相量を制御する制御信号Cを生成して無限移相器7へ送
出する。
The data storage unit 9 stores data Dp indicating the phase difference between the two IF reception signals output from the phase comparator 6 and data D indicating the symmetry output from the frequency characteristic detection unit 8.
s is received and stored. Further, the control unit 10 generates a control signal C for controlling the amount of phase shift and sends it to the infinite phase shifter 7.

【0013】次に動作を説明する。Next, the operation will be described.

【0014】最初に、制御部10は、無限移相器7の移
相量を所定の間隔で0〜360°変化させる制御信号を
送出し、2つのIF受信信号の位相差を示すデータDp
および、合成信号の対称性を示すデータDsをデータ記
憶部9に記憶させる。
First, the control unit 10 sends a control signal for changing the phase shift amount of the infinite phase shifter 7 at a predetermined interval by 0 to 360 °, and outputs data Dp indicating the phase difference between the two IF reception signals.
Then, data Ds indicating the symmetry of the composite signal is stored in the data storage unit 9.

【0015】その後、制御部10は、データ記憶部9に
記憶されたデータをチェックし、同期合成ポイントが1
つの場合は、そのポイントになるように制御信号を生成
して送出する。また、同期合成ポイントが複数存在する
場合は、周波数スペクトル分布が最も対称的なポイント
になるように制御信号を生成する。
Thereafter, the control unit 10 checks the data stored in the data storage unit 9 and determines that the synchronous synthesis point is 1
In the case of two, a control signal is generated and transmitted to the point. When there are a plurality of synchronous synthesis points, a control signal is generated such that the frequency spectrum distribution becomes the most symmetrical point.

【0016】このようにすることにより、同期合成ポイ
ントが複数あっても、IF受信信号S1とIF受信信号
S2とを最適状態で同期合成することができる。
In this manner, even if there are a plurality of synchronous combining points, the IF receiving signal S1 and the IF receiving signal S2 can be synchronously combined in an optimum state.

【0017】[0017]

【発明の効果】以上説明したように本発明によれば、2
つのIF受信信号の位相差を検出して移相器を制御して
同相合成する場合、まず、移相器の移相量を所定の間隔
で0〜360°変化させて、2つのIF受信信号の位相
差を示すデータおよび合成信号の対称性を示すデータを
それぞれ記憶させ、その後、記憶されたデータをチェッ
クし、同期合成ポイントが複数存在する場合は、周波数
スペクトル分布が最も対称的なポイントになるような制
御信号を生成することにより、2つのIF受信信号を最
適状態で同期合成できる。
As described above, according to the present invention, 2
When detecting the phase difference between the two IF reception signals and controlling the phase shifter to perform in-phase synthesis, first, the phase shift amount of the phase shifter is changed by 0 to 360 ° at a predetermined interval, and the two IF reception signals are changed. The data indicating the phase difference and the data indicating the symmetry of the synthesized signal are respectively stored.After that, the stored data is checked.If there are a plurality of synchronous synthesis points, the frequency spectrum distribution is set to the most symmetrical point. By generating such a control signal, the two IF reception signals can be synchronously combined in an optimal state.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施例を示すブロック図である。FIG. 1 is a block diagram showing one embodiment of the present invention.

【図2】従来の信号合成装置の一例を示すブロック図で
ある。
FIG. 2 is a block diagram illustrating an example of a conventional signal synthesis device.

【符号の説明】[Explanation of symbols]

3 合成器 6 位相比較器 7 無限移相器 8 周波数特性検出部 9 データ記憶部 10 制御部 S1,S2 IF受信信号 S3 合成信号 C 制御信号 Ds 周波数スペクトル分布の対称性を示す信号 Dp 位相差を示す信号 Reference Signs List 3 synthesizer 6 phase comparator 7 infinite phase shifter 8 frequency characteristic detection unit 9 data storage unit 10 control unit S1, S2 IF reception signal S3 synthesized signal C control signal Ds signal indicating symmetry of frequency spectrum distribution Dp phase difference Signal

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 周波数スペクトラム分布が中心周波数に
対して上下対称に分布する2つのIF受信信号を同相合
成する信号合成装置であって、 前記2つのIF受信信号のいずれか一方の位相を制御信
号に応じて変化させる移相手段と、前記制御信号を生成
する制御手段と、前記2つのIF受信信号の位相差を検
出して位相差を示すデータを出力する手段と、前記合成
信号の周波数スペクトル分布を検出して中心周波数に対
する上側および下側のスペクトル分布の対称性を検出
し、対称性を示すデータを出力する手段と、前記位相差
を示すデータおよび前記対称性を示すデータをそれぞれ
受けて記憶する記憶手段とを備え、 前記制御手段は、前記移相手段の移相量を所定の間隔で
0〜360°変化させて前記位相差を示すデータおよび
前記対称性を示すデータをそれぞれ前記記憶手段に記憶
させた後、記憶されたデータの内、対称性が最良のデー
タとなるように前記制御信号を生成することを特徴とす
る信号合成装置。
1. An in-phase combination of two IF reception signals whose frequency spectrum distributions are vertically symmetrically distributed with respect to a center frequency.
A signal synthesizing device, comprising: a phase shifter that changes a phase of one of the two IF reception signals in accordance with a control signal; a controller that generates the control signal; and the two IF reception signals. Means for detecting the phase difference and outputting data indicating the phase difference, and detecting the frequency spectrum distribution of the synthesized signal to detect the symmetry of the upper and lower spectrum distributions with respect to the center frequency, indicating the symmetry. Means for outputting data, and storage means for receiving and storing the data indicating the phase difference and the data indicating the symmetry, respectively, wherein the control means sets the phase shift amount of the phase shift means at predetermined intervals. After changing the data indicating the phase difference and the data indicating the symmetry by changing the angle by 0 to 360 ° in the storage unit, the stored data has the best symmetry among the stored data. A signal synthesizing apparatus for generating the control signal as described above.
JP4037442A 1992-02-25 1992-02-25 Signal synthesizer Expired - Fee Related JP2822752B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4037442A JP2822752B2 (en) 1992-02-25 1992-02-25 Signal synthesizer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4037442A JP2822752B2 (en) 1992-02-25 1992-02-25 Signal synthesizer

Publications (2)

Publication Number Publication Date
JPH05235813A JPH05235813A (en) 1993-09-10
JP2822752B2 true JP2822752B2 (en) 1998-11-11

Family

ID=12497629

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4037442A Expired - Fee Related JP2822752B2 (en) 1992-02-25 1992-02-25 Signal synthesizer

Country Status (1)

Country Link
JP (1) JP2822752B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01134018A (en) * 1987-11-19 1989-05-26 Honda Motor Co Ltd Valve system for internal combustion engine

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05129995A (en) * 1991-10-31 1993-05-25 Nec Corp Reception sd system and receiver

Also Published As

Publication number Publication date
JPH05235813A (en) 1993-09-10

Similar Documents

Publication Publication Date Title
US20020090043A1 (en) Clock signal recovery circuit used in receiver of universal serial bus and method of recovering clock signal
JP2822752B2 (en) Signal synthesizer
KR20020025652A (en) Image display
JP3262219B2 (en) Wireless communication device and synchronization pull-in method thereof
KR100901170B1 (en) Signal generator device of reference sync
JP4226199B2 (en) Phase synthesis circuit
JP4558458B2 (en) Phase synchronization circuit
JP2822914B2 (en) In-phase synthesizer
JP2002300097A (en) Base station, mobile station and mobile communication system
JP2001215283A (en) Seismometer
JPH1117669A (en) Phase-locked loop circuit
JPH05129995A (en) Reception sd system and receiver
KR20010008836A (en) clock synchronization appratus using phase comparator in mobile communication system
KR0162461B1 (en) Digital phase loop lock circuit for low frequency
KR20030000477A (en) Clock synchronization device
JP2000047644A (en) Liquid crystal display device
KR100374348B1 (en) Improve circuit for timeing module in exchanger
JPH08237104A (en) Bit phase detection circuit and bit phase synchronization circuit
JP2004159074A (en) Clock phase control circuit and its control method
US6201447B1 (en) Phase synchronization circuit with units for setting sweep frequency and control voltage
JPH06311155A (en) Clock signal extraction circuit
KR960006482A (en) Digital convergence correction device
JP2004015659A (en) Pll controller
JP2001285262A (en) Phase correction device
JPH08340316A (en) Spread spectrum receiver

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19980804

LAPS Cancellation because of no payment of annual fees