JP2714272B2 - Electronic components - Google Patents

Electronic components

Info

Publication number
JP2714272B2
JP2714272B2 JP3133083A JP13308391A JP2714272B2 JP 2714272 B2 JP2714272 B2 JP 2714272B2 JP 3133083 A JP3133083 A JP 3133083A JP 13308391 A JP13308391 A JP 13308391A JP 2714272 B2 JP2714272 B2 JP 2714272B2
Authority
JP
Japan
Prior art keywords
resin
electrode
plated
semiconductor chip
molded product
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP3133083A
Other languages
Japanese (ja)
Other versions
JPH04357886A (en
Inventor
正明 加藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP3133083A priority Critical patent/JP2714272B2/en
Publication of JPH04357886A publication Critical patent/JPH04357886A/en
Application granted granted Critical
Publication of JP2714272B2 publication Critical patent/JP2714272B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch

Landscapes

  • Die Bonding (AREA)
  • Led Device Packages (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】この発明は半導体チップが搭載さ
れる電子部品の改良に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an improvement in an electronic component on which a semiconductor chip is mounted.

【0002】[0002]

【従来の技術】図6は従来のLEDランプの構成を示し
た図である。従来のLEDランプは、カソード電極51
b上に銀ペースト52等を介して半導体チップ53がマ
ウントされ、この半導体チップ53の他極がリード線5
4によってアノード電極51aに接続されていた。そし
て半導体チップ53および半導体チップ周辺の電極部が
透明樹脂55によってモールドされていた。
2. Description of the Related Art FIG. 6 is a diagram showing a configuration of a conventional LED lamp. The conventional LED lamp has a cathode electrode 51.
b, a semiconductor chip 53 is mounted via a silver paste 52 or the like.
4 was connected to the anode electrode 51a. Then, the semiconductor chip 53 and the electrode portion around the semiconductor chip were molded with the transparent resin 55.

【0003】また他のLEDランプの構成例としては特
開平1−283883号公報に示されたようなものがあ
る。これは、凹面を有する反射ケースの凹面部に立体パ
ターンの鍍金電極部を設け、この電極部に半導体チップ
を搭載したものである。
Another example of the configuration of an LED lamp is disclosed in Japanese Patent Laid-Open No. 1-283883. In this method, a three-dimensional pattern plating electrode portion is provided on a concave portion of a reflective case having a concave surface, and a semiconductor chip is mounted on this electrode portion.

【0004】[0004]

【発明が解決しようとする課題】しかしながら従来のL
EDランプには次のような問題があった。
However, the conventional L
The ED lamp has the following problems.

【0005】 図6に示したLEDランプにおいて
は、半導体チップ53をアッセイしたのち樹脂モールド
し、電極51a,51bをこの透明樹脂55によって固
定させている。この構成の場合、電極51a,51bは
透明樹脂55によってのみ固定され、アッセイされた半
導体チップ53の半田付け強度および機械的強度は透明
電極55と電極51a,51bの固定強度のみに頼って
いるため、強度的に劣る問題があった。特にモールドに
使用される透明な樹脂は強度的に劣るものであり、強度
的な問題が大きかった。
In the LED lamp shown in FIG. 6, the semiconductor chip 53 is assayed and then resin-molded, and the electrodes 51 a and 51 b are fixed by the transparent resin 55. In this configuration, the electrodes 51a and 51b are fixed only by the transparent resin 55, and the assayed soldering strength and mechanical strength of the semiconductor chip 53 depend only on the fixing strength of the transparent electrode 55 and the electrodes 51a and 51b. However, there was a problem that the strength was poor. Particularly, the transparent resin used for the mold is inferior in strength, and the problem of strength is great.

【0006】 特開平1−283883号公報の技術
においては、 (a)アノード電極,カソード電極の形成の
ために立体基板への特別なパターニングが必要になる、
(b)半導体チップがマトリクス状にアッセイされるた
め、アッセイ完了後格子状にダイシングを行わなければ
ならず、フレームを予めフィルム等に固定してからダイ
シング装置でX−Y方向の2方向に切断,分離しなけれ
ばならず切断作業に手間がかかる、 (c)アノード電極,
カソード電極の各電極はダイシングの際にできるスルホ
ールの切断面であってチップ部品の1辺の1部分のしか
も内側に入り込んだ形状となり、電極の半田付け強度を
向上させるための障害となってしまう。
In the technology disclosed in Japanese Patent Application Laid-Open No. 1-283883, (a) special patterning on a three-dimensional substrate is required for forming an anode electrode and a cathode electrode.
(b) Since the semiconductor chips are assayed in a matrix, dicing must be performed in a lattice after the completion of the assay, and the frame is fixed in advance to a film or the like, and then cut in two directions in the XY directions by a dicing device. , It must be separated and the cutting work is troublesome, (c) anode electrode,
Each electrode of the cathode electrode is a cut surface of a through hole formed at the time of dicing, and has a shape that is inserted into one part of one side of the chip component and further into the inside thereof, which becomes an obstacle for improving the soldering strength of the electrode. .

【0007】この発明の目的は、電極が確実かつ容易に
パターニングされるとともに、十分な強度を有すること
のできる電子部品を提供することにある。
It is an object of the present invention, together with the electrode is reliably and easily patterned, it is to provide an electronic component that can have a sufficient strength.

【0008】[0008]

【課題を解決するための手段】この発明は、連続2色押
し出し成形により、表面の電極対向部に鍍金可能な樹脂
材を配置するとともに、非電極対向部に鍍金不可能な樹
脂材を配置した棒状の樹脂成形品を成形し、前記棒状の
樹脂成形品に鍍金を施して、鍍金可能な樹脂材で成形さ
れた部分に電極パターンを形成し、 前記電極パターン上
に半導体チップをアレイ状に搭載し、 前記棒状の樹脂成
形品を短辺方向に切断、分離して形成したことを特徴と
する。
Means for Solving the Problems] The present invention, Ri by the continuous two-color extrusion molding, plating can be resin electrode facing portion of the surface
In addition to arranging materials, non-plated
Molding the rod-like resin molded article was placed fat material of the bar
Plating is applied to the resin molded product and molded with a resin material that can be plated.
Forming an electrode pattern on the
The semiconductor chip is mounted in an array on, the rod-like resin formed
It is characterized in that the shape is cut and separated in the short side direction .

【0009】[0009]

【作用】この発明の電子部品の基体である樹脂成形品
、鍍金可能な樹脂材と鍍金不可能な樹脂材とを用いた
連続2色押し出し成形によって状に成形され、その表
面の電極対向部に鍍金可能な樹脂材が配置され、表面の
非電極対向部に鍍金不可能な樹脂材が配置されている
この樹脂成形品の全体に鍍金処理を施すと、鍍金可能な
樹脂材で成形された部分のみが鍍金されて電極パターン
が形成される。この電極パターン上に半導体チップをア
レイ状に搭載したのち、棒状の樹脂成形品を短辺方向に
切断、分離することより一つ一つの電子部品が得られ
る。
The electronic part of the present inventionGenuineResin molded product as base
IsUsing a resin material that can be plated and a resin material that cannot be plated
By continuous two-color extrusion moldingrodMolded into a shape, ThatTable
A resin material that can be plated is placed on the electrode facing part of the surface,
Non-plateable resin material is placed on the non-electrode facing part.
When plating is applied to the entire resin molded product, plating is possible
Only the part molded with resin material is plated and the electrode pattern
Is formed. A semiconductor chip is placed on this electrode pattern.
After mounting in a lay shape, a bar-shaped resin molded product is
Than cutting and separatingElectronic components one by oneIs obtained
You.

【0010】[0010]

【実施例】図1はこの発明の実施例であるリードフレー
ムを示した斜視図、図2は同リードフレームから作成さ
れるLEDランプの外観図、図3は同LEDランプの作
成工程を示す図、図4は同LEDランプを基板実装した
状態を示した図、図5はリードフレームの成形装置を示
した図である。
FIG. 1 is a perspective view showing a lead frame according to an embodiment of the present invention, FIG. 2 is an external view of an LED lamp formed from the lead frame, and FIG. 3 is a view showing a manufacturing process of the LED lamp. FIG. 4 is a view showing a state where the LED lamp is mounted on a board, and FIG. 5 is a view showing a lead frame forming apparatus.

【0011】まずこの実施例に用いられる樹脂成形品1
は2色連続押し出し成形機によって成形される。2色連
続成形機は図5に示したように金型10の内側枠と外側
枠とにそれぞれ別の樹脂材を注入するように構成された
ものであって、この場合、外側枠には鍍金可能な樹脂A
が注入され、内側枠には鍍金不可能な樹脂Bが注入され
る。なお鍍金可能な樹脂Aとしては例えばABS(アク
リロニトリル−ブタジエン共重合体)、PP(ポリプロ
ピレン)等が用いられ、鍍金不可能な樹脂Bとしては例
えば液晶ポリマー、PEI(ポリエーテルイミド)等が
用いられる。2種類の樹脂A,Bの押し出し成形によ
り、図3(A)に示したように内側に鍍金不可能な樹脂
3(樹脂B)が成形され、その周囲のアノード電極およ
びカソード電極が形成されるべき部分にそれぞれ鍍金可
能な樹脂2(樹脂A)が成形されている。
First, a resin molded product 1 used in this embodiment
Is molded by a two-color continuous extrusion molding machine. As shown in FIG. 5, the two-color continuous molding machine is configured to inject different resin materials into the inner frame and the outer frame of the mold 10, respectively. Possible resin A
Is injected, and the non-plateable resin B is injected into the inner frame. As the resin A that can be plated, for example, ABS (acrylonitrile-butadiene copolymer), PP (polypropylene) or the like is used. As the resin B that cannot be plated, for example, a liquid crystal polymer, PEI (polyetherimide), or the like is used. . By extruding the two types of resins A and B, a non-plateable resin 3 (resin B) is formed on the inside as shown in FIG. 3A, and an anode electrode and a cathode electrode around the resin 3 are formed. Resin 2 (resin A), which can be plated, is formed on the parts to be plated.

【0012】連続押し出し成形によって成形された樹脂
成形品1にはAg,Au等によって鍍金処理が施され
る。このとき、Ag,Au等の金属は鍍金可能な樹脂2
の表面にのみ鍍金され、鍍金不可能な樹脂3が表面に露
出している部分には付着しない。上述したように鍍金可
能な樹脂2はアノード電極が形成されるべき部分および
カソード電極が形成されるべき部分に設けられている。
したがって、樹脂成形品1の表面に鍍金を行った場合、
鍍金金属によってアノード電極4aおよびカソード電極
4bが形成される(図3(B)参照)。このようにして
形成された電極4a,4b上には図1および図3(C)
に示したように、発光ダイオード素子である半導体チッ
プ5がボンディングされる。図1に示したように樹脂成
形品1は状に構成されており、一つ一つの電子部品
(LEDランプ)ごとに半導体チップ5がボンディング
(アッセイ)され、後のダイシング工程において図中一
点鎖線で示した位置で棒状の樹脂成形品1の短辺方向に
各LEDランプごとに切断される。
The resin molded article 1 formed by continuous extrusion is plated with Ag, Au or the like. At this time, the metal such as Ag, Au, etc.
Is plated only on the surface, and the non-plateable resin 3 does not adhere to the exposed portion of the surface. As described above, the resin 2 that can be plated is provided in a portion where an anode electrode is to be formed and a portion where a cathode electrode is to be formed.
Therefore, when plating is performed on the surface of the resin molded product 1,
The anode electrode 4a and the cathode electrode 4b are formed by the plating metal (see FIG. 3B). FIGS. 1 and 3C show the electrodes 4a and 4b thus formed.
As shown in (1), the semiconductor chip 5, which is a light emitting diode element, is bonded. The resin molded article 1 as shown in FIG. 1 is configured to rod shape, the semiconductor chip 5 for each one one electronic component (LED lamp) are bonded (assay), after drawing a single point in the dicing step of Each LED lamp is cut in the short side direction of the rod-shaped resin molded product 1 at the position indicated by the chain line.

【0013】半導体チップ5がアッセイされた樹脂成形
品1は透明樹脂6によってモールドされる。この樹脂モ
ールドによって半導体チップ5が保護される。樹脂モー
ルド後の樹脂成形品1は図1に示したように一点鎖線の
位置でダイシングされ、図2に示したような製品(LE
Dランプ)に構成される。このLEDランプは図4に示
したように半田リフロー等の方法で基板7に実装するこ
とが可能である。なお図中8は半田である。
The resin molded article 1 on which the semiconductor chip 5 has been assayed is molded with a transparent resin 6. The semiconductor chip 5 is protected by this resin mold. The resin molded product 1 after the resin molding is diced at the position indicated by the dashed line as shown in FIG. 1, and the product (LE) shown in FIG.
D lamp). This LED lamp can be mounted on the substrate 7 by a method such as solder reflow as shown in FIG. In the figure, reference numeral 8 denotes solder.

【0014】[0014]

【発明の効果】この発明によれば、以下のような効果を
奏する。
According to the present invention, the following effects can be obtained.

【0015】 連続2色押し出し成形により予め樹脂
形成品の表面を電極が形成されるべき部分と電極が形成
されない部分とに分けられ、電極が形成されるべき部分
にのみ鍍金によって電極が形成される。このように連続
2色押し出し成形をするだけで電極のパターニングを行
うことができ、複雑なパターニング工程やスタンピング
工程を必要とせず、安価なフレームを構成することがで
きる。
[0015] By continuous two-color extrusion molding, the surface of the resin-formed product is previously divided into a portion where an electrode is to be formed and a portion where no electrode is to be formed, and an electrode is formed only by plating on a portion where an electrode is to be formed. . As described above, the electrode can be patterned only by performing continuous two-color extrusion molding, and a complicated patterning step and a stamping step are not required, and an inexpensive frame can be formed.

【0016】 アノード電極,カソード電極は樹脂成
形品上に鍍金処理によって構成されたものであって、板
上のフレームを樹脂で固定させた従来の構成に比して機
械的に強固な固定がなされ、電気的にも安定した状態と
なる。このため、半田付け構成における熱ストレスや外
部応力に対して十分な強度を得ることができる。
The anode electrode and the cathode electrode are formed by plating on a resin molded product, and are mechanically firmly fixed as compared with a conventional configuration in which a frame on a plate is fixed with resin. Thus, an electrically stable state is obtained. Therefore, sufficient strength against thermal stress and external stress in the soldering configuration can be obtained.

【0017】 樹脂成形品は電子部品がアレイ状にな
るように構成されているため、アノード電極,カソード
電極としては横方向に貫通させて構成すればよく、電子
部品がマトリクス状になるように構成した場合に比して
電極を縦方向で区切る必要がなく、電極面積を広くする
ことができる。このため、半導体チップをアッセイした
場合の接着性が良くなる利点がある。
Since the resin molded product is configured such that electronic components are arranged in an array, the anode electrode and the cathode electrode may be configured to penetrate in the lateral direction, and the electronic components may be configured in a matrix. It is not necessary to divide the electrodes in the vertical direction as compared with the case where it is performed, and the electrode area can be increased. For this reason, there is an advantage that the adhesiveness when the semiconductor chip is assayed is improved.

【図面の簡単な説明】[Brief description of the drawings]

【図1】この発明の実施例であるリードフレームの樹脂
成形品に半導体チップをアッセイした状態を示した図
FIG. 1 is a diagram showing a state in which a semiconductor chip is assayed on a resin molded product of a lead frame according to an embodiment of the present invention.

【図2】同リードフレームを用いて構成されるLEDラ
ンプを示した図
FIG. 2 is a view showing an LED lamp configured using the lead frame.

【図3】同LEDランプの作成工程を示した図FIG. 3 is a view showing a manufacturing process of the LED lamp.

【図4】同LEDランプを基板実装した状態を示した図FIG. 4 is a diagram showing a state in which the LED lamp is mounted on a substrate.

【図5】連続2色押し出し機を示した図FIG. 5 shows a continuous two-color extruder.

【図6】従来のLEDランプの構成を示した図FIG. 6 is a diagram showing a configuration of a conventional LED lamp.

【符号の説明】[Explanation of symbols]

1 樹脂成形品 2 鍍金可能な樹脂材 鍍金不可能な樹脂材 4a アノード電極 4b カソード電極 5 半導体チップ 6 透明樹脂 7 実装基板 8 半田DESCRIPTION OF SYMBOLS 1 Resin molded article 2 Plating resin material 3 Non-plating resin material 4a Anode electrode 4b Cathode electrode 5 Semiconductor chip 6 Transparent resin 7 Mounting substrate 8 Solder

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】連続2色押し出し成形により、表面の電極
対向部に鍍金可能な樹脂材を配置するとともに、非電極
対向部に鍍金不可能な樹脂材を配置した棒状の樹脂成形
品を成形し、前記棒状の樹脂成形品に鍍金を施して、鍍金可能な樹脂
材で成形された部分に電極パターンを形成し、 前記電極パターン上に半導体チップをアレイ状に搭載
し、 前記棒状の樹脂成形品を短辺方向に切断、分離して形成
したことを特徴とする 電子部品。
1. A Ri by the continuous two-color extrusion molding, the surface of the electrode
Placing a resin material that can be plated on the opposite part,
Bar-shaped resin molding with non-plateable resin material placed on the opposite part
The product is molded, and the rod-shaped resin molded product is plated.
An electrode pattern is formed on a part formed of a material, and semiconductor chips are mounted in an array on the electrode pattern.
Then, the rod-shaped resin molded product is cut in the short side direction, separated and formed.
Electronic components, characterized in that the.
JP3133083A 1991-06-04 1991-06-04 Electronic components Expired - Lifetime JP2714272B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3133083A JP2714272B2 (en) 1991-06-04 1991-06-04 Electronic components

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3133083A JP2714272B2 (en) 1991-06-04 1991-06-04 Electronic components

Publications (2)

Publication Number Publication Date
JPH04357886A JPH04357886A (en) 1992-12-10
JP2714272B2 true JP2714272B2 (en) 1998-02-16

Family

ID=15096456

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3133083A Expired - Lifetime JP2714272B2 (en) 1991-06-04 1991-06-04 Electronic components

Country Status (1)

Country Link
JP (1) JP2714272B2 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4065051B2 (en) * 1998-04-17 2008-03-19 スタンレー電気株式会社 Surface mount LED and manufacturing method thereof
EP1597764A1 (en) * 2003-02-28 2005-11-23 Osram Opto Semiconductors GmbH Optoelectronic component comprising a housing body which is metallised in a structured manner, method for producing one such component, and method for the structured metallisation of a body containing plastic
US7718451B2 (en) 2003-02-28 2010-05-18 Osram Opto Semiconductor Gmbh Method for producing an optoelectronic device with patterned-metallized package body and method for the patterned metalization of a plastic-containing body
JP4670251B2 (en) * 2004-04-13 2011-04-13 日亜化学工業株式会社 Light emitting device
JP2007214474A (en) * 2006-02-13 2007-08-23 Matsushita Electric Ind Co Ltd Edgelight and method of manufacturing same
DE102006046678A1 (en) * 2006-09-29 2008-04-03 Osram Opto Semiconductors Gmbh Housing for use with semiconductor body of e.g. LED unit, has plastic-base body with plastic components, where one plastic component is made of material differing from that of other component in optical characteristic
JP2009117536A (en) * 2007-11-05 2009-05-28 Towa Corp Resin-sealed light emitter, and manufacturing method thereof
JP5127594B2 (en) * 2008-06-26 2013-01-23 三菱電機株式会社 Semiconductor package
JP4905471B2 (en) * 2009-01-15 2012-03-28 日亜化学工業株式会社 LED display device and method of using the same

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07120819B2 (en) * 1988-04-21 1995-12-20 松下電器産業株式会社 Light emitting diode

Also Published As

Publication number Publication date
JPH04357886A (en) 1992-12-10

Similar Documents

Publication Publication Date Title
JP2714272B2 (en) Electronic components
JPH11195794A (en) Photoelectric element and manufacture thereof
JP3642823B2 (en) Side light emitting device
KR20040030283A (en) Lead frame and method of manufacturing the same
JPH11317545A (en) Bi-level injection molded lead frame
KR20010110154A (en) Lead frame, semiconductor device and manufacturing the same, circuit substrate and electronic device
JP3455685B2 (en) Method for manufacturing semiconductor device
US6686652B1 (en) Locking lead tips and die attach pad for a leadless package apparatus and method
JPH07326797A (en) Manufacture of side emission type semiconductor light emitting device
JP2004214380A (en) Metal foil for lead frame formation, package for electronic components, its manufacturing method, and surface mounted light emitting component
JP3129660B2 (en) Resin sealing method and resin sealing device for SON package
EP2234165A2 (en) Photoelectric transmitting or receiving device and manufacturing method thereof
JP2003304000A (en) Method for manufacturing package for light-emitting diode
JP3426574B2 (en) Surface mount component and method of manufacturing the same
US20220189788A1 (en) Optical sensor package and method of making an optical sensor package
JPH11176856A (en) Manufacture of semiconductor device
JPH0472393B2 (en)
JPH0685327A (en) Manufacture of optical semiconductor device
JP3243951B2 (en) Electronic component manufacturing method
JP2521021Y2 (en) Module type LED mold structure
JPH0936155A (en) Manufacture of semiconductor device
JPS63283147A (en) Semiconductor device
JP3101007B2 (en) Transmission type optical coupling device
JPH01102947A (en) Plastic packaged semiconductor device and lead frame
JPH01146376A (en) Chip led

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071031

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081031

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081031

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091031

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091031

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101031

Year of fee payment: 13

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111031

Year of fee payment: 14

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111031

Year of fee payment: 14