JP2682497B2 - Manufacturing method of printed wiring board - Google Patents

Manufacturing method of printed wiring board

Info

Publication number
JP2682497B2
JP2682497B2 JP7041372A JP4137295A JP2682497B2 JP 2682497 B2 JP2682497 B2 JP 2682497B2 JP 7041372 A JP7041372 A JP 7041372A JP 4137295 A JP4137295 A JP 4137295A JP 2682497 B2 JP2682497 B2 JP 2682497B2
Authority
JP
Japan
Prior art keywords
solder resist
wiring board
printed wiring
palladium
plating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP7041372A
Other languages
Japanese (ja)
Other versions
JPH08213741A (en
Inventor
貴徳 角田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP7041372A priority Critical patent/JP2682497B2/en
Publication of JPH08213741A publication Critical patent/JPH08213741A/en
Application granted granted Critical
Publication of JP2682497B2 publication Critical patent/JP2682497B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/24Reinforcing the conductive pattern
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3452Solder masks

Landscapes

  • Non-Metallic Protective Coatings For Printed Circuits (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は、印刷配線板の製造方法
に関し、特に、高密度表面実装用のパッド間にソルダー
レジストを正確に形成する印刷配線板の製造方法に関す
るものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a printed wiring board, and more particularly to a method for manufacturing a printed wiring board in which a solder resist is accurately formed between pads for high density surface mounting.

【0002】[0002]

【従来の技術】従来技術について図3を用いて説明す
る。図3は、従来技術による印刷配線板の製造方法を示
す縦断面図で、図3(a)はパターン形成後の縦断面
図、(b)はソルダーレジスト塗布、硬化後の縦断面
図、(c)は平滑に研磨後の縦断面図、及び(d)は2
次ソルダーレジスト形成後の縦断面図である。従来の印
刷配線板の製造方法における、パッドピッチの狭い部分
にソルダーレジストを形成するための従来の技術につい
ては、例えば、特開平3−278592に提案されてい
る。
2. Description of the Related Art A conventional technique will be described with reference to FIG. 3A and 3B are vertical cross-sectional views showing a method for manufacturing a printed wiring board according to a conventional technique. FIG. 3A is a vertical cross-sectional view after pattern formation, FIG. 3B is a vertical cross-sectional view after solder resist coating and curing, c) is a vertical cross-sectional view after smooth polishing, and (d) is 2
It is a longitudinal cross-sectional view after the formation of the next solder resist. A conventional technique for forming a solder resist in a portion having a narrow pad pitch in a conventional method for manufacturing a printed wiring board has been proposed, for example, in Japanese Patent Laid-Open No. 3-278592.

【0003】この従来の技術(特開平3−27859
2)によれば、図3(a)に示すように、従来より公知
の方法で回路形成された0.3mmピッチパッド(2)
(幅0.15mm、間隙0.15mm、導体厚40μ
m)を有する印刷配線板(1)上に、図3(b)に示す
ように、膨張性ソルダーレジストインク(4a)を塗布
する。その後、50〜100℃で仮乾燥させる。次に、
図3(c)に示すように、ソルダーレジスト(4a)と
実装用パッド(2)によって構成される面が平滑になる
ように機械研磨を行う。その後140〜160℃でソル
ダーレジスト(4a)を硬化する。この時、ソルダーレ
ジスト中の充填材の膨張が起こり、ソルダーレジストダ
ムが形成される。
This conventional technique (Japanese Patent Laid-Open No. 3-27859)
According to 2), as shown in FIG. 3A, a 0.3 mm pitch pad (2) formed into a circuit by a conventionally known method.
(Width 0.15mm, gap 0.15mm, conductor thickness 40μ
m), the expandable solder resist ink (4a) is applied on the printed wiring board (1) having m). Then, temporary drying is performed at 50 to 100 ° C. next,
As shown in FIG. 3C, mechanical polishing is performed so that the surface formed by the solder resist (4a) and the mounting pad (2) is smooth. Then, the solder resist (4a) is cured at 140 to 160 ° C. At this time, the filler in the solder resist expands to form a solder resist dam.

【0004】その他、同様の目的(狭小パッド間のソル
ダーレジスト形成)を達成するための従来技術として
は、例えば、特開平3−268479のようにエッチン
グレジストを残存させ、ソルダーレジスト塗布乾燥後、
平滑になるように研磨する方法もある。図3(c)の状
態では、実装用パッド以外の部分も研磨により導体回路
が露出しているため、図3(d)に示すように、この印
刷配線板上に通常のフォト現像型のソルダーレジスト
(4b)又はスクリーン印刷による熱硬化型のソルダー
レジストを形成し、狭小パッド間にソルダーレジストを
形成した所望の印刷配線板を製造する。
In addition, as a conventional technique for achieving the same purpose (formation of solder resist between narrow pads), for example, as in JP-A-3-268479, an etching resist is left and after coating and drying the solder resist,
There is also a method of polishing so that the surface becomes smooth. In the state of FIG. 3 (c), the conductor circuit is exposed by polishing the portions other than the mounting pads. Therefore, as shown in FIG. 3 (d), a normal photo-developing solder is placed on the printed wiring board. A desired printed wiring board in which a resist (4b) or a thermosetting solder resist by screen printing is formed and the solder resist is formed between the narrow pads is manufactured.

【0005】[0005]

【発明が解決しようとする課題】上記従来の印刷配線板
の製造方法では、パッド間隙狭小部分にソルダーレジス
トを形成するため、印刷配線板全面にソルダーレジスト
インクを塗布・乾燥し、パッドとソルダーレジストが平
滑になるように研磨している。従って、ソルダーレジス
ト(又はエッチングレジスト)がパッド上に残り実装時
にはんだ付け不良になるという問題があった。
In the conventional method for manufacturing a printed wiring board described above, since the solder resist is formed on the narrow portion of the pad gap, the solder resist ink is applied and dried on the entire surface of the printed wiring board to form the pad and the solder resist. Is polished so that it becomes smooth. Therefore, there is a problem that the solder resist (or the etching resist) remains on the pad, resulting in poor soldering during mounting.

【0006】[0006]

【課題を解決するための手段】本発明は、回路導体及び
スルーホールを形成した印刷配線板の銅上にニッケル又
はパラジュウムをめっきする工程と、めっき表面を加熱
処理して酸化させる工程と、ソルダーレジストを全面に
塗布・乾燥する工程と、アルカリ溶液にてソルダーレジ
ストを膨潤させ、導体回路上のソルダーレジストを研磨
除去する工程と、露出した導体部に無電解銅めっきを置
換析出させる工程と、ソルダーレジストを形成する工程
を含むことを特徴とする印刷配線板の製造方法である。
また、本発明は、印刷配線板の銅上にニッケル又はパラ
ジュウムをめっきする工程が、無電解めっきであること
を特徴とする上記の印刷配線板の製造方法である。
According to the present invention, a step of plating nickel or palladium on copper of a printed wiring board on which a circuit conductor and a through hole are formed, a step of heat-treating a plated surface for oxidation, and a solder are included. A step of coating and drying the resist on the entire surface, a step of swelling the solder resist with an alkaline solution, polishing and removing the solder resist on the conductor circuit, and a step of replacing and depositing electroless copper plating on the exposed conductor portion, A method of manufacturing a printed wiring board, comprising a step of forming a solder resist.
The present invention is also the above-mentioned method for producing a printed wiring board, wherein the step of plating nickel or palladium on the copper of the printed wiring board is electroless plating.

【0007】[0007]

【作用】本発明においては、印刷配線板の銅上にニッケ
ル又はパラジュウムをめっきする工程、めっき表面を加
熱処理して酸化させる工程、ソルダーレジストを全面に
塗布・乾燥する工程と、アルカリ溶液にてソルダーレジ
ストを膨潤させ、銅上のソルダーレジストを研磨除去す
る工程、露出した導体部に無電解銅めっきを置換析出さ
せる工程を含むもので、銅上にめっきされているニッケ
ル又はパラジュウムは、その表面が銅に比べてなめらか
であるため、ソルダーレジストのアンカー効果がなくな
り密着しないものであり、かつ、これらをを酸化させて
いるため、剥離しやすくなっており、ソルダーレジスト
は、完全に剥離除去できるものである。また、印刷配線
板の銅上にニッケル又はパラジュウムをめっきする工程
が、無電解めっきであることが好ましく、銅上にめっき
されているニッケル又はパラジュウムは、その表面が銅
に比べてなめらかである。
In the present invention, a step of plating nickel or palladium on copper of a printed wiring board, a step of heat-treating the plated surface to oxidize it, a step of coating and drying a solder resist on the entire surface, and an alkaline solution are used. It includes a step of swelling the solder resist, polishing and removing the solder resist on copper, and a step of substituting and depositing electroless copper plating on the exposed conductor part. Nickel or palladium plated on copper has a surface Since it is smoother than copper, it does not adhere because the anchor effect of the solder resist disappears, and since these are oxidized, it is easy to peel off, and the solder resist can be completely peeled and removed. It is a thing. The step of plating nickel or palladium on copper of the printed wiring board is preferably electroless plating, and the surface of nickel or palladium plated on copper is smoother than that of copper.

【0008】[0008]

【実施例】本発明の実施例について図面を参照して説明
する。 [実施例1]図1は、本発明の実施例1の印刷配線板の
製造方法を示す縦断面図で、(a)はニッケルめっき後
の縦断面図、(b)はソルダーレジスト塗布、硬化後の
縦断面図、(c)は平滑に研磨後の縦断面図、(d)は
無電解銅めっき後の縦断面図及び(e)は2次ソルダー
レジスト形成後の縦断面図である。図1(a)に示すよ
うに、従来より公知の方法で回路形成された0.3mm
ピッチパッド(2)(幅0.15mm、間隙0.15m
m、導体厚40μm)を有する印刷配線板(1)の銅上
に無電解ニッケルめっき(3)を行う。
Embodiments of the present invention will be described with reference to the drawings. [Embodiment 1] FIG. 1 is a vertical sectional view showing a method for manufacturing a printed wiring board according to Embodiment 1 of the present invention. (A) is a vertical sectional view after nickel plating, (b) is solder resist application, curing A vertical cross-sectional view after that, (c) is a vertical cross-sectional view after smooth polishing, (d) is a vertical cross-sectional view after electroless copper plating, and (e) is a vertical cross-sectional view after secondary solder resist formation. As shown in FIG. 1 (a), the circuit formed by a conventionally known method is 0.3 mm.
Pitch pad (2) (width 0.15 mm, gap 0.15 m
m, conductor thickness 40 μm), electroless nickel plating (3) is performed on the copper of the printed wiring board (1).

【0009】無電解ニッケルめっきの処理方法は、前処
理として酸性脱脂→ソフトエッチング(過酸化水素−硫
酸系)→10%硫酸洗浄を行い、銅表面の汚れ(酸化
膜、油分)を除去して、ニッケルめっきの触媒となるパ
ラジュウムを含む活性化浴に常温で1分間浸漬し、銅と
の置換反応によってパラジュウムを0.001μm程度
析出させる。次に、次亜リン酸又はジメチルアミンボラ
ン等を還元剤とする無電解ニッケルめっき液に90℃、
20分間の条件で浸漬し、銅上のパラジュウムを触媒と
して、ニッケルめっき(3)を約3μm析出させる。ニ
ッケルは約3μm被膜を形成すれば特性が得られる。ニ
ッケルめっきした印刷配線板(1)を150℃、10分
間加熱処理し、ニッケルの表面を約0.1μm酸化させ
る。
The electroless nickel plating method is as follows: acid degreasing → soft etching (hydrogen peroxide-sulfuric acid system) → 10% sulfuric acid cleaning to remove stains (oxide film, oil) on the copper surface. Then, it is immersed in an activation bath containing palladium serving as a catalyst for nickel plating at room temperature for 1 minute to deposit 0.001 μm of palladium by a substitution reaction with copper. Next, at 90 ° C. in an electroless nickel plating solution using hypophosphorous acid or dimethylamine borane as a reducing agent,
Immersion is carried out under the condition of 20 minutes, and nickel plating (3) is deposited by about 3 μm using palladium on copper as a catalyst. Nickel can be obtained by forming a film of about 3 μm. The nickel-plated printed wiring board (1) is heat-treated at 150 ° C. for 10 minutes to oxidize the surface of nickel by about 0.1 μm.

【0010】図1(b)に示すように、印刷配線板
(1)上に樹脂を低分子化してアルカリ溶液の浸透性を
良くしたソルダーレジスト(4a)を導体厚とほぼ同じ
厚み40μm塗布し、100℃、30分間乾燥する。そ
の後、常温の1%炭酸ナトリウム溶液に10分間浸漬
し、ソルダーレジスト(4a)の表面を膨潤させ、図1
(c)に示すように、パッド(2)とソルダーレジスト
(4a)が平滑になるように機械研磨(ブラシ、バフ、
ベルト研磨等)する。ニッケルの表面は銅に比べてなめ
らかであるため、ソルダーレジストのアンカー効果がな
くなり密着しない。また、ニッケルを酸化させているた
め、酸化ニッケルとニッケルの間で剥離しやすくなって
おり、ソルダーレジスト(4a)はニッケル(3)上か
ら完全に剥離除去できる。
As shown in FIG. 1 (b), a solder resist (4a), in which the resin has a low molecular weight to improve the permeability of an alkaline solution, is applied on the printed wiring board (1) to a thickness of 40 μm, which is almost the same as the conductor thickness. Dry at 100 ° C. for 30 minutes. Thereafter, the surface of the solder resist (4a) is swollen by immersing it in a 1% sodium carbonate solution at room temperature for 10 minutes, and
As shown in (c), mechanical polishing (brush, buff, so as to smooth the pad (2) and the solder resist (4a)
Belt polishing, etc.). Since the surface of nickel is smoother than that of copper, the anchor effect of the solder resist is lost and the nickel does not adhere. Further, since nickel is oxidized, it is easy to peel off between nickel oxide and nickel, and the solder resist (4a) can be completely peeled off from the nickel (3).

【0011】次に、図1(d)に示すように、10%硫
酸に常温、1分間浸漬しニッケル酸化層を除去した後無
電解銅めっき(5)をニッケル(3)との置換反応によ
り行う。無電解銅めっき(5)は60℃、20分間で約
1μm析出させる。無電解銅めっき(5)を行うことに
より導体回路の表面はポーラスな形状となり、ソルダー
レジストのアンカー効果の作用を使用できる状態とな
る。図1(e)に示すように、得られた印刷配線板
(1)上に通常のフォト現像型ソルダーレジスト(4
b)を形成し、実装パッド上にソルダーレジストの残渣
がなく。狭小ピッチパッド間にソルダーレジストが形成
された所望の印刷配線板を得ることが出来るものであ
る。
Next, as shown in FIG. 1 (d), the nickel oxide layer was removed by immersing in 10% sulfuric acid at room temperature for 1 minute, and then the electroless copper plating (5) was replaced with nickel (3) by a substitution reaction. To do. Electroless copper plating (5) is deposited at 60 ° C. for about 20 minutes to about 1 μm. By performing the electroless copper plating (5), the surface of the conductor circuit becomes porous, and the anchor effect of the solder resist can be used. As shown in FIG. 1 (e), an ordinary photo-developing solder resist (4
b) is formed, and there is no residue of solder resist on the mounting pad. It is possible to obtain a desired printed wiring board having a solder resist formed between narrow pitch pads.

【0012】〔実施例2〕図2は、本発明の実施例2の
印刷配線板の製造方法を示す縦断面図で、(a)はパラ
ジュウムめっき後の縦断面図、(b)はソルダーレジス
ト塗布、硬化後の縦断面図、(c)は平滑に研磨後の縦
断面図、(d)は無電解銅めっき後の縦断面図、及び
(e)は2次ソルダーレジスト形成後の縦断面図であ
る。図2(a)に示すように、従来より公知の方法で回
路形成された0.3mmピッチパッド(2)(幅0.1
5mm、間隙0.15mm、導体厚40μm)を有する
印刷配線板(1)の銅上に無電解パラジュウムめっき
(6)を行う。
[Embodiment 2] FIG. 2 is a longitudinal sectional view showing a method for manufacturing a printed wiring board according to an embodiment 2 of the present invention. (A) is a longitudinal sectional view after palladium plating, (b) is a solder resist Longitudinal sectional view after coating and curing, (c) longitudinal sectional view after smooth polishing, (d) longitudinal sectional view after electroless copper plating, and (e) longitudinal sectional view after forming secondary solder resist It is a figure. As shown in FIG. 2 (a), a 0.3 mm pitch pad (2) (width 0.1
Electroless palladium plating (6) is performed on copper of a printed wiring board (1) having 5 mm, a gap of 0.15 mm and a conductor thickness of 40 μm.

【0013】無電解パラジュウムめっきの処理方法は、
前処理として酸性脱脂→ソフトエッチング(過酸化水素
−硫酸系)→10%硫酸洗浄を行い、銅表面の汚れ(酸
化膜、油分)を除去して、パラジュウムめっきの触媒と
なるパラジュウムを含む活性化浴に常温で1分間浸漬
し、銅との置換反応によってパラジュウムを0.001
μm程度析出させる。次に、次亜リン酸等を還元剤とす
る無電解パラジュウムめっき液に50℃、60分間の条
件で浸漬し、銅上のパラジュウムを触媒として、パラジ
ュウムめっき(6)を約1μm析出させる。パラジュウ
ムは約1μm被膜を形成すれば表面がなめらかになる。
パラジュウムめっき(6)した印刷配線板(1)を15
0℃、10分間加熱処理し、パラジュウムの表面を約
0.05μm酸化させる。
The treatment method of electroless palladium plating is as follows:
As a pretreatment, acid degreasing → soft etching (hydrogen peroxide-sulfuric acid system) → washing with 10% sulfuric acid to remove stains (oxide film, oil content) on the copper surface and activate palladium containing palladium, which serves as a catalyst for palladium plating. Immerse it in the bath at room temperature for 1 minute and 0.001 of palladium by substitution reaction with copper.
Precipitate about μm. Next, it is immersed in an electroless palladium plating solution containing hypophosphorous acid or the like as a reducing agent at 50 ° C. for 60 minutes to deposit palladium (6) with a thickness of about 1 μm using palladium on copper as a catalyst. The surface of paradium becomes smooth when a film of about 1 μm is formed.
Palladium-plated (6) printed wiring board (1) 15
Heat treatment is performed at 0 ° C. for 10 minutes to oxidize the surface of palladium to about 0.05 μm.

【0014】図2(b)に示すように、印刷配線板
(1)上に樹脂を低分子化してアルカリ溶液の浸透性を
良くしたソルダーレジスト(4a)を導体厚とほぼ同じ
厚み40μm塗布し、100℃、30分間乾燥する。そ
の後、常温の1%炭酸ナトリウム溶液に10分間浸漬
し、ソルダーレジスト(4a)の表面を膨潤させ、図2
(c)に示すように、パッド(2)とソルダーレジスト
(4a)が平滑になるように機械研磨(ブラシ、バフ、
ベルト研磨等)する。パラジュウムの表面は銅に比べて
なめらかであるため、ソルダーレジストのアンカー効果
がなくなり密着しない。またパラジュウムを酸化させて
いるため、酸化パラジュウムとパラジュウムの間で剥離
しやすくなっておりソルダーレジスト(4a)はパラジ
ュウム(6)上から完全に剥離除去できる。
As shown in FIG. 2 (b), a solder resist (4a), in which the resin has a low molecular weight to improve the permeability of an alkaline solution, is applied on the printed wiring board (1) to a thickness of 40 μm, which is almost the same as the conductor thickness. Dry at 100 ° C. for 30 minutes. Then, the surface of the solder resist (4a) is swollen by immersing it in a 1% sodium carbonate solution at room temperature for 10 minutes, and
As shown in (c), mechanical polishing (brush, buff, so as to smooth the pad (2) and the solder resist (4a)
Belt polishing, etc.). Since the surface of Palladium is smoother than that of copper, the anchoring effect of the solder resist is lost and it does not adhere. Further, since the palladium is oxidized, it is easy to peel between the palladium oxide and the palladium, and the solder resist (4a) can be completely peeled and removed from the palladium (6).

【0015】次に、図2(d)に示すように、10%硫
酸に常温、1分間浸漬しパラジュウム酸化層を除去した
後無電解銅めっき(5)をパラジュウム(6)との置換
反応により行う。無電解銅めっき(5)は、60℃、2
0分間で約1μm析出させる。無電解銅めっき(5)を
行うことにより導体回路の表面はポーラスな形状とな
り、ソルダーレジストのアンカー効果の作用を使用でき
る状態となる。図2(e)に示すように、得られた印刷
配線板(1)上に通常のスクリーン印刷で熱硬化型ソル
ダーレジスト(4c)を形成する。回路形成後ニッケル
めっきの代わりにパラジュウムめっきを使用しても実装
パッド上にソルダーレジストの残渣がなく、狭小ピッチ
パッド間にソルダーレジストが形成された所望の印刷配
線板を得ることが出来るものである。
Next, as shown in FIG. 2 (d), the palladium oxide layer was removed by immersing in 10% sulfuric acid at room temperature for 1 minute, and then the electroless copper plating (5) was replaced with palladium (6). To do. Electroless copper plating (5) is 60 ℃, 2
Precipitate about 1 μm in 0 minutes. By performing the electroless copper plating (5), the surface of the conductor circuit becomes porous, and the anchor effect of the solder resist can be used. As shown in FIG. 2E, a thermosetting solder resist (4c) is formed on the obtained printed wiring board (1) by ordinary screen printing. Even after using palladium plating instead of nickel plating after circuit formation, there is no residue of solder resist on the mounting pads, and it is possible to obtain a desired printed wiring board with solder resist formed between narrow pitch pads. .

【0016】[0016]

【発明の効果】以上説明したように本発明は、印刷配線
板の製造方法において、狭小パッド間にソルダーレジス
トを形成するため、回路形成後銅上に無電解ニッケル又
はパラジュウムめっきを行い、めっき表面を酸化後、印
刷配線板全面にソルダーレジストを塗布し、レジストの
膨潤後パターンとソルダーレジストの面が平滑になるよ
うに研磨した。ニッケル又はパラジュウム上のソルダー
レジストは銅めっき上に比較して剥離除去しやすいた
め、実装パッド上のレジスト残りは従来の5%から1%
未満に減少した。その結果、部品実装時のはんだ付け不
良も防止することが出来るという効果を奏するものであ
る。
As described above, according to the present invention, in the method for manufacturing a printed wiring board, in order to form the solder resist between the narrow pads, electroless nickel or palladium plating is performed on the copper after the circuit formation, and the plated surface After oxidation, a solder resist was applied to the entire surface of the printed wiring board, and after the resist was swollen, the pattern and the surface of the solder resist were polished to be smooth. Solder resist on nickel or palladium is easier to peel and remove than on copper plating.
Reduced to less than. As a result, it is possible to prevent defective soldering during component mounting.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の実施例1の印刷配線板の製造方法を示
す縦断面図。
FIG. 1 is a vertical sectional view showing a method for manufacturing a printed wiring board according to a first embodiment of the present invention.

【図2】本発明の実施例2の印刷配線板の製造方法を示
す縦断面図。
FIG. 2 is a vertical sectional view showing a method for manufacturing a printed wiring board according to a second embodiment of the present invention.

【図3】従来技術による印刷配線板の製造方法を示す縦
断面図。
FIG. 3 is a vertical sectional view showing a method for manufacturing a printed wiring board according to a conventional technique.

【符号の説明】[Explanation of symbols]

1 印刷配線板 2 パッド 3 ニッケルめっき 4a ソルダーレジスト(改良熱硬化型) 4b ソルダーレジスト(フォト現像型) 4c ソルダーレジスト(熱硬化型) 5 銅めっき 6 パラジウムめっき 1 Printed wiring board 2 Pad 3 Nickel plating 4a Solder resist (improved thermosetting type) 4b Solder resist (photo development type) 4c Solder resist (thermosetting type) 5 Copper plating 6 Palladium plating

Claims (2)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 回路導体及びスルーホールを形成した印
刷配線板の銅上にニッケル又はパラジュウムをめっきす
る工程と、めっき表面を加熱処理して酸化させる工程
と、ソルダーレジストを全面に塗布・乾燥する工程と、
アルカリ溶液にてソルダーレジストを膨潤させ、導体回
路上のソルダーレジストを研磨除去する工程と、露出し
た導体部に無電解銅めっきを置換析出させる工程と、ソ
ルダーレジストを形成する工程を含むことを特徴とする
印刷配線板の製造方法。
1. A step of plating nickel or palladium on copper of a printed wiring board on which a circuit conductor and a through hole are formed, a step of heating the plated surface to oxidize it, and applying and drying a solder resist on the entire surface. Process,
It includes a step of swelling the solder resist with an alkaline solution and polishing and removing the solder resist on the conductor circuit, a step of replacing and depositing electroless copper plating on the exposed conductor portion, and a step of forming the solder resist. And a method for manufacturing a printed wiring board.
【請求項2】 印刷配線板の銅上にニッケル又はパラジ
ュウムをめっきする工程が、無電解めっきであることを
特徴とする請求項1に記載の印刷配線板の製造方法。
2. The method for producing a printed wiring board according to claim 1, wherein the step of plating nickel or palladium on the copper of the printed wiring board is electroless plating.
JP7041372A 1995-02-06 1995-02-06 Manufacturing method of printed wiring board Expired - Fee Related JP2682497B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7041372A JP2682497B2 (en) 1995-02-06 1995-02-06 Manufacturing method of printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7041372A JP2682497B2 (en) 1995-02-06 1995-02-06 Manufacturing method of printed wiring board

Publications (2)

Publication Number Publication Date
JPH08213741A JPH08213741A (en) 1996-08-20
JP2682497B2 true JP2682497B2 (en) 1997-11-26

Family

ID=12606601

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7041372A Expired - Fee Related JP2682497B2 (en) 1995-02-06 1995-02-06 Manufacturing method of printed wiring board

Country Status (1)

Country Link
JP (1) JP2682497B2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4691797B2 (en) * 2001-02-15 2011-06-01 イビデン株式会社 Printed wiring board and manufacturing method thereof
JP3701949B2 (en) 2003-04-16 2005-10-05 沖電気工業株式会社 Wiring board for mounting semiconductor chip and manufacturing method thereof
JP5106351B2 (en) * 2008-10-29 2012-12-26 京セラSlcテクノロジー株式会社 Wiring board and manufacturing method thereof
JP2015141998A (en) * 2014-01-28 2015-08-03 ファナック株式会社 Printed circuit board including structure for preventing disconnection of wiring pattern due to corrosion
JP7490484B2 (en) 2020-07-22 2024-05-27 キオクシア株式会社 Semiconductor Device

Also Published As

Publication number Publication date
JPH08213741A (en) 1996-08-20

Similar Documents

Publication Publication Date Title
US4430154A (en) Method of producing printed circuit boards
US6742250B2 (en) Method of manufacturing wiring substrate
JP2682497B2 (en) Manufacturing method of printed wiring board
JP4155434B2 (en) Manufacturing method of semiconductor package substrate having pads subjected to partial electrolytic plating treatment
JP4129665B2 (en) Manufacturing method of substrate for semiconductor package
JPS58186994A (en) Method of producing printed circuit board
JP3987781B2 (en) Wiring board manufacturing method
JPH0964538A (en) Production of printed wiring board
JPH10168577A (en) Production of plated parts such as molded circuit parts
JPH09184076A (en) Manufacture of aluminum nitride metallized substrate
JPH0864934A (en) Manufacture of printed wiring board
JP2713037B2 (en) Printed wiring board and manufacturing method thereof
JP3766349B2 (en) Wiring board manufacturing method
JP3784978B2 (en) Manufacturing method of multilayer wiring board
JP3748372B2 (en) Wiring board manufacturing method
JP3729555B2 (en) Printed wiring board
JPH07321456A (en) Method for manufacturing printed wiring board
JP3191686B2 (en) Manufacturing method of printed wiring board
JP4343675B2 (en) Method for manufacturing printed wiring board
JPH0575233A (en) Manufacture of wiring board
JPH11177210A (en) Formation of conductor pattern
JPS5938759B2 (en) Manufacturing method for printed circuit boards
JPS5850040B2 (en) Manufacturing method of printed circuit board
JPS6114796A (en) Method of producing printed circuit board
JP2723090B2 (en) Manufacturing method of printed wiring board

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080808

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090808

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100808

Year of fee payment: 13

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110808

Year of fee payment: 14

LAPS Cancellation because of no payment of annual fees