JP2581253B2 - Hybrid integrated circuit board - Google Patents

Hybrid integrated circuit board

Info

Publication number
JP2581253B2
JP2581253B2 JP2079241A JP7924190A JP2581253B2 JP 2581253 B2 JP2581253 B2 JP 2581253B2 JP 2079241 A JP2079241 A JP 2079241A JP 7924190 A JP7924190 A JP 7924190A JP 2581253 B2 JP2581253 B2 JP 2581253B2
Authority
JP
Japan
Prior art keywords
conductor
circuit board
integrated circuit
component mounting
hybrid integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2079241A
Other languages
Japanese (ja)
Other versions
JPH03278588A (en
Inventor
直文 都築
里志 冨澤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP2079241A priority Critical patent/JP2581253B2/en
Publication of JPH03278588A publication Critical patent/JPH03278588A/en
Application granted granted Critical
Publication of JP2581253B2 publication Critical patent/JP2581253B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Parts Printed On Printed Circuit Boards (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は混成集積回路基板に関し、特に面実装部品を
半田や他の合金で接合する場合に回路基板上の導体回路
が半田に食われることを防ぐ導体構造に関する。
Description: BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a hybrid integrated circuit board, and particularly to a case where a conductor circuit on a circuit board is eroded by solder when a surface mount component is joined with solder or another alloy. A conductor structure that prevents

〔従来の技術〕 従来、この主の混成集積回路基板は、第5図,第6図
に示す様に基板1上の面実装部品搭載ランド部はAgPd等
の導体パッド上に設けられ、その表面が配線導体4と同
一金属(Au)の薄膜や厚膜の導体2で連続的におおわれ
ている。又、部品搭載ランド部5からロウ材が流れ出さ
ないように流れ止め7を配線導体4の部品搭載ランド部
5の外側の導体2上に設けた構造になっていた。
[Prior Art] Conventionally, as shown in FIGS. 5 and 6, the main hybrid integrated circuit board has a surface mounting component mounting land portion on a substrate 1 provided on a conductive pad such as AgPd. Are continuously covered with a thin-film or thick-film conductor 2 of the same metal (Au) as the wiring conductor 4. In addition, the flow stopper 7 is provided on the conductor 2 outside the component mounting land 5 of the wiring conductor 4 so that the brazing material does not flow out of the component mounting land 5.

チップ部品等の面実装部品6はこの部品搭載ランド部
5に半田付等のロウ材8で取り付けられていた。
A surface mounting component 6 such as a chip component is attached to the component mounting land portion 5 with a brazing material 8 such as soldering.

〔発明が解決しようとする課題〕[Problems to be solved by the invention]

上述した従来の混成集積回路基板は、部品搭載ランド
部5の表面が配線導体部4と同一金属の導体2になって
いるので、部品搭載ランド部5に面実装部品6をロウ材
8を用いて高温に加熱してロウ付けするとロウ材8が配
線導体部4に流れ出し、配線導体部4と部品搭載ランド
部5との境目の配線導体部4の導体2が断線するという
欠点がある。
In the above-described conventional hybrid integrated circuit board, the surface of the component mounting land portion 5 is the conductor 2 of the same metal as the wiring conductor portion 4. Therefore, the surface mounting component 6 is used for the component mounting land portion 5 using the brazing material 8. If the brazing material 8 is heated to a high temperature and brazed, the brazing material 8 flows into the wiring conductor portion 4, and the conductor 2 of the wiring conductor portion 4 at the boundary between the wiring conductor portion 4 and the component mounting land portion 5 has a defect.

〔課題を解決するための手段〕[Means for solving the problem]

本発明によれば、回路基板上の部品搭載ランド部に第
1の金属の導体パッドを有し、この導体パッド上をおお
って配線導体が回路基板上に延在せしめられており、導
体パッドは部品搭載ランド部からそれに続く配線導体下
に延長形成されている混成集積回路基板を有する。
According to the present invention, a first metal conductor pad is provided on a component mounting land on a circuit board, and a wiring conductor is extended over the circuit board over the conductor pad. A hybrid integrated circuit board is formed extending from the component mounting land below the wiring conductor that follows.

〔実施例〕〔Example〕

次に、図面を参照して本発明をより詳細に説明する。 Next, the present invention will be described in more detail with reference to the drawings.

第1図は、本発明の一実施例を示す斜視図であり、第
2図はその断面図である。混成集積回路基板1は、面実
装部品搭載ランド部5からそれに続く配線導体部4の一
部の下にAgPd等の導体パッド3を有しており、この部分
において導体パッド3とAu等の導体2との多層構造にな
っている。さらに導体パッド3上の配線導体部4内で部
品搭載ランド部5近傍の導体パッド3上の導体2にロウ
材流れ止め7を付けている。ロウ材8は上層部の導体2
と合金を作り、下層部の導体パッド3を形成している導
体材料AgPdとさらに合金を作るが、AgPdはロウ材との合
金を作る率が小さいため、ロウ材8は配設導体部4に流
れ出す。そして、ロウ材流れ止め7により、ロウ材8の
流れは阻止される。しかし、この部分までAgPd等の導体
パッド3とAu等の導体2との二層構造になっているの
で、ロウ材8は導体部4を切断することはない。
FIG. 1 is a perspective view showing an embodiment of the present invention, and FIG. 2 is a sectional view thereof. The hybrid integrated circuit board 1 has a conductor pad 3 such as AgPd under a part of the wiring conductor portion 4 following the surface mounting component mounting land portion 5, and in this portion, the conductor pad 3 and a conductor such as Au are provided. 2 and a multilayer structure. Further, a brazing material flow stop 7 is attached to the conductor 2 on the conductor pad 3 near the component mounting land 5 in the wiring conductor 4 on the conductor pad 3. The brazing material 8 is a conductor 2 in the upper layer.
And an alloy with the conductive material AgPd forming the lower conductive pad 3. However, since AgPd has a low rate of forming an alloy with the brazing material, the brazing material 8 Flow out. Then, the flow of the brazing material 8 is stopped by the brazing material flow stopper 7. However, since this portion has a two-layer structure of the conductor pad 3 such as AgPd and the conductor 2 such as Au, the brazing material 8 does not cut the conductor portion 4.

第3図は本発明の他の実施例を示す斜視図であり、第
4図はその断面図である。
FIG. 3 is a perspective view showing another embodiment of the present invention, and FIG. 4 is a sectional view thereof.

本実施例の混成集積回路基板は面実装部品搭載ランド
部5及びそれに続く配線導体部4の一部がAgPd等の導体
パッド3とAu等の導体2との2重構造になっている。部
品搭載ランド部5の近傍の配線導体部4上にはろう材流
れ止め7を有しておらず、配線導体部4下の導体パッド
3の部品搭載ランド部5から延在する距離l2は面実装部
品搭載ランド部の幅l1以上として、ロー材8が流れ出す
範囲に導体パッド3を存在せしめている。
In the hybrid integrated circuit board of this embodiment, the surface mounting component mounting land portion 5 and a part of the wiring conductor portion 4 following the surface mounting component mounting portion 5 have a double structure of a conductor pad 3 such as AgPd and a conductor 2 such as Au. There is no brazing material stop 7 on the wiring conductor 4 near the component mounting land 5, and the distance l 2 extending from the component mounting land 5 of the conductor pad 3 below the wiring conductor 4 is the width l 1 or more surface mount component mounting land portion, are allowed to be present contact pads 3 in a range brazing material 8 flows out.

〔発明の効果〕〔The invention's effect〕

以上説明した様に、本発明は面実装部品搭載ランド部
5に素子を取り付けるロー材8の流れる部分を構成する
導体材料に異った2種類以上の導体材料を積層すること
によりろう材による配線材料食われを防止し、回路の切
断を防止することができる効果がある。
As described above, according to the present invention, two or more kinds of conductive materials different from the conductive material constituting the flowing portion of the brazing material 8 for attaching the element to the surface mounting component mounting land portion 5 are laminated to form the wiring by the brazing material. This has the effect of preventing material erosion and cutting of the circuit.

【図面の簡単な説明】[Brief description of the drawings]

第1図は本発明の一実施例の斜視図、第2図は第1図の
断面図である。 第3図は本発明の他の実施例の斜視図、第4図は第3図
の断面図である。 第5図は従来例の斜視図、第6図は従来例の断面図であ
る。 1……基板、2……導体、3……導体パッド、4……配
線導体部、5……面実装部品搭載部、6……面実装部
品、7……ろう材流れ止め、8……ロウ材、l1……面実
装部品搭載ランド幅、l2……任意の導体部距離。
FIG. 1 is a perspective view of one embodiment of the present invention, and FIG. 2 is a sectional view of FIG. FIG. 3 is a perspective view of another embodiment of the present invention, and FIG. 4 is a sectional view of FIG. FIG. 5 is a perspective view of a conventional example, and FIG. 6 is a sectional view of the conventional example. DESCRIPTION OF SYMBOLS 1 ... board | substrate 2, ... conductor, 3 ... conductor pad, 4 ... wiring conductor part, 5 ... surface mounting component mounting part, 6 ... surface mounting component, 7 ... brazing material stop, 8 ... Brazing material, l 1 … land width for mounting surface-mounted components, l 2 …… distance of any conductor.

Claims (2)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】回路基板上の部品搭載部に第1の金属でな
る導体パッドを有し、該導体パッドを被覆して配線部上
に延在する第2の金属の導体層を有し、前記導体パッド
は前記部品搭載部から前記配線部に延在して形成されて
いることを特徴とする混成集積回路基板。
A conductive layer made of a first metal on a component mounting portion on a circuit board, a conductive layer of a second metal covering the conductive pad and extending over a wiring portion; The hybrid integrated circuit board, wherein the conductive pad is formed to extend from the component mounting portion to the wiring portion.
【請求項2】前記第1の金属はAgPdであり、前記第2の
金属はAuであることを特徴とする請求項(1)記載の混
成集積回路基板。
2. The hybrid integrated circuit substrate according to claim 1, wherein said first metal is AgPd, and said second metal is Au.
JP2079241A 1990-03-28 1990-03-28 Hybrid integrated circuit board Expired - Fee Related JP2581253B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2079241A JP2581253B2 (en) 1990-03-28 1990-03-28 Hybrid integrated circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2079241A JP2581253B2 (en) 1990-03-28 1990-03-28 Hybrid integrated circuit board

Publications (2)

Publication Number Publication Date
JPH03278588A JPH03278588A (en) 1991-12-10
JP2581253B2 true JP2581253B2 (en) 1997-02-12

Family

ID=13684363

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2079241A Expired - Fee Related JP2581253B2 (en) 1990-03-28 1990-03-28 Hybrid integrated circuit board

Country Status (1)

Country Link
JP (1) JP2581253B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3922551B2 (en) * 2002-07-16 2007-05-30 株式会社住友金属エレクトロデバイス High-frequency transmission line substrate

Also Published As

Publication number Publication date
JPH03278588A (en) 1991-12-10

Similar Documents

Publication Publication Date Title
JPH0440878B2 (en)
KR950034727A (en) Electronic component, electronic component assembly and electronic component unit
JP2581253B2 (en) Hybrid integrated circuit board
JP2005072268A5 (en)
JP2005072268A (en) Metallic resistor
JPS60260192A (en) Method of producing hybrid integrated circuit
JP3086081B2 (en) Wiring board and its manufacturing method
JPH08316002A (en) Electronic component and composite electronic part
JPH0410235B2 (en)
JPH0821764B2 (en) Printed board
JPH04290252A (en) Hybrid integrated circuit
JPH06112355A (en) Ceramic package
JP2968969B2 (en) Wiring board
JP2661158B2 (en) Lead pattern formation method
JPS59175131A (en) Hybrid integrated circuit
JPH0225251Y2 (en)
JPS59169157A (en) High frequency circuit
JPH04118958A (en) Multilayered wiring board for surface mounting
JPS5926620Y2 (en) printed wiring board
JPS6021589A (en) Substrate for hybrid integrated circuit
JPH06283844A (en) Insulating circuit board
JPH0729660Y2 (en) Circuit device
JPH0642359Y2 (en) Hybrid integrated circuit conductor pattern
JPH02281648A (en) Structure of hybrid integrated circuit component
JPS63205995A (en) Multilayer interconnection board

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071121

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081121

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081121

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091121

Year of fee payment: 13

LAPS Cancellation because of no payment of annual fees