JP2025509548A5 - - Google Patents

Info

Publication number
JP2025509548A5
JP2025509548A5 JP2024554750A JP2024554750A JP2025509548A5 JP 2025509548 A5 JP2025509548 A5 JP 2025509548A5 JP 2024554750 A JP2024554750 A JP 2024554750A JP 2024554750 A JP2024554750 A JP 2024554750A JP 2025509548 A5 JP2025509548 A5 JP 2025509548A5
Authority
JP
Japan
Prior art keywords
protective film
reactant
substrate
exposing
diisocyanate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2024554750A
Other languages
English (en)
Japanese (ja)
Other versions
JP2025509548A (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/US2023/015028 external-priority patent/WO2023177594A1/en
Publication of JP2025509548A publication Critical patent/JP2025509548A/ja
Publication of JP2025509548A5 publication Critical patent/JP2025509548A5/ja
Pending legal-status Critical Current

Links

JP2024554750A 2022-03-14 2023-03-10 高アスペクト比エッチングのためにアルデヒドまたはイソシアネート化学物質を使用した側壁パッシベーション Pending JP2025509548A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US202263269328P 2022-03-14 2022-03-14
US63/269,328 2022-03-14
PCT/US2023/015028 WO2023177594A1 (en) 2022-03-14 2023-03-10 Sidewall passivation using aldehyde or isocyanate chemistry for high aspect ratio etch

Publications (2)

Publication Number Publication Date
JP2025509548A JP2025509548A (ja) 2025-04-11
JP2025509548A5 true JP2025509548A5 (https=) 2026-03-17

Family

ID=88024171

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2024554750A Pending JP2025509548A (ja) 2022-03-14 2023-03-10 高アスペクト比エッチングのためにアルデヒドまたはイソシアネート化学物質を使用した側壁パッシベーション

Country Status (5)

Country Link
US (1) US20250188600A1 (https=)
JP (1) JP2025509548A (https=)
KR (1) KR20240164916A (https=)
TW (1) TW202410175A (https=)
WO (1) WO2023177594A1 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2025128603A1 (en) * 2023-12-12 2025-06-19 Lam Research Corporation Bow control of high aspect ratio features during cryogenic etch
US20250299962A1 (en) * 2024-03-20 2025-09-25 Tokyo Electron Limited Method for etching a layer through a patterned mask layer
WO2026080239A1 (en) * 2024-10-11 2026-04-16 Lam Research Corporation Etch with conformal deposition liner

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015088732A (ja) * 2013-09-27 2015-05-07 株式会社東芝 半導体記憶装置およびその製造方法
US9887097B2 (en) * 2014-12-04 2018-02-06 Lam Research Corporation Technique to deposit sidewall passivation for high aspect ratio cylinder etch
US11476123B2 (en) * 2019-09-13 2022-10-18 Tokyo Electron Limited Etching method, plasma processing apparatus, and substrate processing system
JP7323409B2 (ja) * 2019-10-01 2023-08-08 東京エレクトロン株式会社 基板処理方法、及び、プラズマ処理装置
KR20250174700A (ko) * 2019-10-18 2025-12-12 램 리써치 코포레이션 SIO2:SINx 에칭 선택도를 향상시키기 위한 선택적 부착

Similar Documents

Publication Publication Date Title
JP2025509548A5 (https=)
US9972583B2 (en) Durable, heat-resistant multi-layer coatings and coated articles
TWI324545B (en) Polishing pad with high optical transmission window and method of forming the same
TWI742515B (zh) 半導體裝置之製造方法、真空處理裝置及基板處理裝置
US8987029B2 (en) Protective thin films for use during fabrication of semiconductors, MEMS, and microstructures
KR20100069652A (ko) 수지제 기재에의 금속 장식막의 적층 방법 및 금속 장식막을 구비한 수지제 기재
TWI779196B (zh) 半導體裝置之製造方法及基板處理裝置
CN110114848B (zh) 薄膜电容器、薄膜电容器的制造方法、电介质树脂膜以及电介质树脂膜的制造方法
JP6902455B2 (ja) コーティング組成物および積層体
TW200539987A (en) Polishing pad with reduced stress window
CN102737843B (zh) 薄膜电容器元件、薄膜电容器和所述薄膜电容器元件的制造方法
WO2019035382A1 (ja) 中空樹脂粒子、感熱記録材料、および、中空樹脂粒子の製造方法
JP6729335B2 (ja) 半導体装置の製造方法
US11834742B2 (en) Method of deposition and method of fabricating electronic device using the same
US8168377B2 (en) Pattern forming method and method of manufacturing semiconductor device by using the same
TW201544561A (zh) 形成二氧化矽基層的組成物及製造二氧化矽基層的方法
JP4516808B2 (ja) ポリ尿素膜の形成方法及びポリ尿素膜形成装置
TWI251605B (en) Methods for making polyurethanes as thin films
JP2019079888A (ja) 半導体装置の製造方法
JP2021170641A (ja) シリカ膜形成用組成物、該組成物を用いて製造されたシリカ膜、およびシリカ膜を含む電子素子
JPWO2024242010A5 (https=)
US11189491B2 (en) Method of forming mask pattern and method of fabricating semiconductor device using the same
JP2022022263A5 (https=)
WO2002080235A3 (en) A method for fabrication of a high capacitance interpoly dielectric
US20240429039A1 (en) Method of depositing film