JP2023500590A5 - - Google Patents

Info

Publication number
JP2023500590A5
JP2023500590A5 JP2022522317A JP2022522317A JP2023500590A5 JP 2023500590 A5 JP2023500590 A5 JP 2023500590A5 JP 2022522317 A JP2022522317 A JP 2022522317A JP 2022522317 A JP2022522317 A JP 2022522317A JP 2023500590 A5 JP2023500590 A5 JP 2023500590A5
Authority
JP
Japan
Prior art keywords
cache
area
monitored
weight
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2022522317A
Other languages
English (en)
Japanese (ja)
Other versions
JP2023500590A (ja
JP7453360B2 (ja
Filing date
Publication date
Priority claimed from US16/669,973 external-priority patent/US11210234B2/en
Application filed filed Critical
Publication of JP2023500590A publication Critical patent/JP2023500590A/ja
Publication of JP2023500590A5 publication Critical patent/JP2023500590A5/ja
Application granted granted Critical
Publication of JP7453360B2 publication Critical patent/JP7453360B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2022522317A 2019-10-31 2020-10-29 キャッシュアクセス測定デスキュー Active JP7453360B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/669,973 2019-10-31
US16/669,973 US11210234B2 (en) 2019-10-31 2019-10-31 Cache access measurement deskew
PCT/US2020/057966 WO2021087115A1 (en) 2019-10-31 2020-10-29 Cache access measurement deskew

Publications (3)

Publication Number Publication Date
JP2023500590A JP2023500590A (ja) 2023-01-10
JP2023500590A5 true JP2023500590A5 (https=) 2023-10-18
JP7453360B2 JP7453360B2 (ja) 2024-03-19

Family

ID=75687634

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022522317A Active JP7453360B2 (ja) 2019-10-31 2020-10-29 キャッシュアクセス測定デスキュー

Country Status (6)

Country Link
US (2) US11210234B2 (https=)
EP (1) EP4052133B1 (https=)
JP (1) JP7453360B2 (https=)
KR (1) KR102709340B1 (https=)
CN (1) CN114631082B (https=)
WO (1) WO2021087115A1 (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11372556B2 (en) * 2020-09-03 2022-06-28 Dell Products, L.P. Snapshot access using nocopy undefined thin devices
US20230214323A1 (en) * 2021-12-30 2023-07-06 Micron Technology, Inc. Selectable cache writing policies for cache management
US12387011B2 (en) * 2022-10-24 2025-08-12 Synopsys, Inc. Secured computer memory
CN118227446B (zh) * 2024-05-21 2024-08-02 北京开源芯片研究院 高速缓存性能评估方法、装置、电子设备及可读存储介质
US20260093808A1 (en) * 2024-09-30 2026-04-02 Advanced Micro Devices, Inc. Hardware Mitigation of Cache Side-Channel Attacks
EP4730143A1 (en) * 2024-10-16 2026-04-22 Amadeus S.A.S. Controlling an update strategy of a cache

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3964705B2 (ja) * 2002-03-25 2007-08-22 川崎マイクロエレクトロニクス株式会社 適応置換制御機能を有するセット・アソシアティブ方式のキャッシュシステム及びキャッシュ制御方法
US7676630B2 (en) 2006-10-05 2010-03-09 Sun Microsystems, Inc. Method and apparatus for using a determined file access pattern to perform caching in a file system
CN101866322A (zh) * 2010-06-13 2010-10-20 北京北大众志微系统科技有限责任公司 一种高速缓存管理策略的调整方法及系统
CN101866318B (zh) * 2010-06-13 2012-02-22 北京北大众志微系统科技有限责任公司 一种高速缓存替换策略的管理系统及方法
US8843707B2 (en) * 2011-12-09 2014-09-23 International Business Machines Corporation Dynamic inclusive policy in a hybrid cache hierarchy using bandwidth
US9047225B1 (en) * 2012-09-27 2015-06-02 Emc Corporation Dynamic selection of data replacement protocol for cache
US20160239432A1 (en) 2015-02-17 2016-08-18 Linkedin Corporation Application-layer managed memory cache
JP5992592B1 (ja) 2015-09-16 2016-09-14 株式会社東芝 キャッシュメモリシステム
US10509732B2 (en) 2016-04-27 2019-12-17 Advanced Micro Devices, Inc. Selecting cache aging policy for prefetches based on cache test regions
US10430349B2 (en) * 2016-06-13 2019-10-01 Advanced Micro Devices, Inc. Scaled set dueling for cache replacement policies
US9928176B2 (en) * 2016-07-20 2018-03-27 Advanced Micro Devices, Inc. Selecting cache transfer policy for prefetched data based on cache test regions
US11182306B2 (en) 2016-11-23 2021-11-23 Advanced Micro Devices, Inc. Dynamic application of software data caching hints based on cache test regions
US10496551B2 (en) 2017-06-28 2019-12-03 Intel Corporation Method and system for leveraging non-uniform miss penality in cache replacement policy to improve processor performance and power
CN110297787B (zh) 2018-03-22 2021-06-01 龙芯中科技术股份有限公司 I/o设备访问内存的方法、装置及设备

Similar Documents

Publication Publication Date Title
JP2023500590A5 (https=)
CN109074312B (zh) 基于高速缓存测试区域来为预取选择高速缓存老化策略
US11403525B2 (en) Using reinforcement learning to dynamically tune cache policy parameters
JP6267314B2 (ja) キャッシュメモリの利用トレンドに基づく複数セットグループ内のウェイごとの動的パワー供給
US10725923B1 (en) Cache access detection and prediction
US9594685B2 (en) Criteria for selection of data for a secondary cache
US9218285B2 (en) Variable mapping of memory accesses to regions within a memory
US20160117254A1 (en) Cache optimization technique for large working data sets
EP3388935B1 (en) Cache management method, cache controller and computer system
JP7453360B2 (ja) キャッシュアクセス測定デスキュー
US9971698B2 (en) Using access-frequency hierarchy for selection of eviction destination
CN106528454B (zh) 一种基于闪存的内存系统缓存方法
TW201432451A (zh) 用於改善輸入輸出效能之調節資料快取速率之方法
JP2013520756A (ja) データ格納デバイスへのアクセスの空間分布に基づくキャッシュ
US12282429B2 (en) Systems and methods for adaptive hybrid hardware pre-fetch
US9804972B2 (en) Regulating memory activation rates
Khan et al. Improving cache performance by exploiting read-write disparity
JP2021086612A5 (https=)
Panda et al. Expert prefetch prediction: An expert predicting the usefulness of hardware prefetchers
WO2013162594A1 (en) Shielding a memory device
CN109857680B (zh) 一种基于动态页面权重的lru闪存缓存管理方法
Wang et al. Reducing data movement and energy in multilevel cache hierarchies without losing performance: Can you have it all?
Huang et al. DCA: a DRAM-cache-aware DRAM controller
KR20170054268A (ko) 하위 레벨 캐시에서 캐시 라인들의 연수를 제어함으로써 메모리에 대한 라이트백을 감소시키는 것
Ghahani et al. Making Belady-inspired replacement policies more effective using expected hit count