JP2021150546A5 - Heater Chip and Bonding Layer Evaluation Method and Bonding Layer Evaluation Apparatus - Google Patents

Heater Chip and Bonding Layer Evaluation Method and Bonding Layer Evaluation Apparatus Download PDF

Info

Publication number
JP2021150546A5
JP2021150546A5 JP2020050447A JP2020050447A JP2021150546A5 JP 2021150546 A5 JP2021150546 A5 JP 2021150546A5 JP 2020050447 A JP2020050447 A JP 2020050447A JP 2020050447 A JP2020050447 A JP 2020050447A JP 2021150546 A5 JP2021150546 A5 JP 2021150546A5
Authority
JP
Japan
Prior art keywords
film
substrate
bonding layer
indium
heater
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2020050447A
Other languages
Japanese (ja)
Other versions
JP7530083B2 (en
JP2021150546A (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2020050447A priority Critical patent/JP7530083B2/en
Priority claimed from JP2020050447A external-priority patent/JP7530083B2/en
Publication of JP2021150546A publication Critical patent/JP2021150546A/en
Publication of JP2021150546A5 publication Critical patent/JP2021150546A5/en
Application granted granted Critical
Publication of JP7530083B2 publication Critical patent/JP7530083B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Claims (8)

第1の基板と、a first substrate;
前記第1の基板の第1の面に形成された薄膜ヒーターと、 a thin film heater formed on the first surface of the first substrate;
前記第1の基板の第1の面に形成された温度プローブと、 a temperature probe formed on the first surface of the first substrate;
前記第1の基板の第2の面に形成されたNi-P膜(ニッケル燐)と、 a Ni—P film (nickel phosphorous) formed on the second surface of the first substrate;
前記Ni-P膜(ニッケル燐)上に形成されたIn(インジウム)またはIn合金(インジウム合金)からなる膜を具備することを特徴とするヒーターチップ。 A heater chip comprising a film made of In (indium) or an In alloy (indium alloy) formed on the Ni—P film (nickel phosphorus).
前記In(インジウム)または前記In合金(インジウム合金)からなる膜上にIn(インジウム)拡散防止膜が形成され、forming an In (indium) diffusion barrier film on the film made of In (indium) or the In alloy (indium alloy);
前記第1の基板は、SiC(シリコンカーバイド)で形成され、 The first substrate is made of SiC (silicon carbide),
前記薄膜ヒーターの膜厚は、0.1(μm)以上7.5(μm)以下であり、 The film thickness of the thin film heater is 0.1 (μm) or more and 7.5 (μm) or less,
前記薄膜ヒーターのシート抵抗値(Ω/sq)は、0.25(Ω/sq)以上1.00(Ω/sq)以下であり、 The sheet resistance value (Ω/sq) of the thin film heater is 0.25 (Ω/sq) or more and 1.00 (Ω/sq) or less,
前記In(インジウム)または前記In合金(インジウム合金)からなる膜の厚みは0.1μm以上10μm以下であり、 The thickness of the film made of the In (indium) or the In alloy (indium alloy) is 0.1 μm or more and 10 μm or less,
前記In(インジウム)拡散防止膜は、無電解Ni-Pめっき膜、電解Niめっき膜であることを特徴とする請求項1記載のヒーターチップ。 2. The heater chip according to claim 1, wherein said In (indium) diffusion prevention film is an electroless Ni--P plating film or an electrolytic Ni plating film.
レーザ装置により前記第1の基板に前記薄膜ヒーターの形成または配置部に凹部が形成され、a recess is formed in the thin-film heater formation or placement portion on the first substrate by a laser device;
前記凹部に前記薄膜ヒーターが形成または配置され、 the thin film heater is formed or arranged in the recess,
前記薄膜ヒーターは、渦巻き状または同心状に形成または配置されていることを特徴とする請求項1記載のヒーターチップ。 2. The heater chip of claim 1, wherein said thin film heaters are spirally or concentrically formed or arranged.
第1の基板と、前記第1の基板の第1の面に形成された薄膜ヒーターと、前記第1の基板の第1の面に形成された温度プローブと、前記第1の基板の第2の面に形成された第1のNi-P膜(ニッケル燐)と、前記第2のNi-P膜(ニッケル燐)上に形成されたIn(インジウム)またはIn合金(インジウム合金)からなる膜を有するヒーターチップと、A first substrate, a thin film heater formed on a first surface of the first substrate, a temperature probe formed on the first surface of the first substrate, and a second substrate of the first substrate. and a film made of In (indium) or In alloy (indium alloy) formed on the second Ni—P film (nickel phosphorous). a heater chip having
第2のNi-P膜(ニッケル燐)が形成された第2の基板を有し、 having a second substrate on which a second Ni—P film (nickel phosphorous) is formed;
前記In(インジウム)または前記In合金(インジウム合金)からなる膜と、前記第2のNi-P膜(ニッケル燐)間に接合層を形成し、 forming a bonding layer between the film made of In (indium) or the In alloy (indium alloy) and the second Ni—P film (nickel phosphorus);
前記薄膜ヒーターに電流を供給して、前記接合層を加熱し、 supplying current to the thin film heater to heat the bonding layer;
前記温度プローブの抵抗値変化を測定し、 measuring the resistance change of the temperature probe;
前記接合層の温度を測定することを特徴とする接合層の評価方法。 A bonding layer evaluation method, comprising measuring a temperature of the bonding layer.
前記接合層に、樹脂部材または樹脂膜を形成または配置し、forming or arranging a resin member or a resin film on the bonding layer;
前記接合層の温度を、前記樹脂部材または前記樹脂膜を介して測定することを特徴とする請求項4記載の接合層の評価方法。 5. The bonding layer evaluation method according to claim 4, wherein the temperature of the bonding layer is measured through the resin member or the resin film.
所定の時間の温度変化から前記接合層の寿命あるいは劣化を評価することを特徴とする請求項4記載の接合層の評価方法。5. The method of evaluating a bonding layer according to claim 4, wherein the life or deterioration of the bonding layer is evaluated from a temperature change for a predetermined time. 第1の基板と、前記第1の基板の第1の面に形成された薄膜ヒーターと、前記第1の基板の第1の面に形成された温度プローブと、前記第1の基板の第2の面に形成された第1のNi-P膜(ニッケル燐)と、前記第2のNi-P膜(ニッケル燐)上に形成されたIn(インジウム)またはIn合金(インジウム合金)からなる膜を有するヒーターチップと、A first substrate, a thin film heater formed on a first surface of the first substrate, a temperature probe formed on the first surface of the first substrate, and a second substrate of the first substrate. and a film made of In (indium) or In alloy (indium alloy) formed on the second Ni—P film (nickel phosphorous). a heater chip having
第2のNi-P膜(ニッケル燐)が形成された第2の基板と、 a second substrate on which a second Ni—P film (nickel phosphorous) is formed;
前記薄膜ヒーターに電流を供給する電流電源装置と、 a current power supply device that supplies current to the thin film heater;
前記温度プロープの端子間電圧を測定する電圧測定器と、 a voltage measuring device for measuring the voltage across the terminals of the temperature probe;
前記第2の基板を所定温度に維持する加熱冷却器と、 a heater cooler that maintains the second substrate at a predetermined temperature;
非接触で温度を測定する温度測定器を具備し、 Equipped with a temperature measuring instrument that measures temperature without contact,
前記In(インジウム)または前記In合金(インジウム合金)からなる膜と、前記第2のNi-P膜(ニッケル燐)間に接合層を形成し、 forming a bonding layer between the film made of In (indium) or the In alloy (indium alloy) and the second Ni—P film (nickel phosphorus);
前記温度測定器は、前記接合層の温度を測定することを特徴とする接合層評価装置。 The bonding layer evaluation apparatus, wherein the temperature measuring device measures the temperature of the bonding layer.
前記接合層と前記温度測定器とを位置決めする位置決め装置を更に具備し、further comprising a positioning device for positioning the bonding layer and the temperature measuring device;
複数の前記ヒーターチップと前記第2の基板間に接合層が形成され、 a bonding layer is formed between the plurality of heater chips and the second substrate;
前記位置決め装置により、前記温度測定器と前記接合層が位置決めされ、前記接合層の温度を測定することを特徴とする請求項7記載の接合層評価装置。 8. The bonding layer evaluation apparatus according to claim 7, wherein the temperature measuring device and the bonding layer are positioned by the positioning device to measure the temperature of the bonding layer.
JP2020050447A 2020-03-23 2020-03-23 Heater chip and bonding layer evaluation method and bonding layer evaluation device Active JP7530083B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2020050447A JP7530083B2 (en) 2020-03-23 2020-03-23 Heater chip and bonding layer evaluation method and bonding layer evaluation device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2020050447A JP7530083B2 (en) 2020-03-23 2020-03-23 Heater chip and bonding layer evaluation method and bonding layer evaluation device

Publications (3)

Publication Number Publication Date
JP2021150546A JP2021150546A (en) 2021-09-27
JP2021150546A5 true JP2021150546A5 (en) 2023-03-23
JP7530083B2 JP7530083B2 (en) 2024-08-07

Family

ID=77849470

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2020050447A Active JP7530083B2 (en) 2020-03-23 2020-03-23 Heater chip and bonding layer evaluation method and bonding layer evaluation device

Country Status (1)

Country Link
JP (1) JP7530083B2 (en)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006053052A (en) 2004-08-12 2006-02-23 Espec Corp Inspection apparatus and method
JP4669424B2 (en) 2006-03-20 2011-04-13 エスペック株式会社 Bonding evaluation method and apparatus
JP4728852B2 (en) 2006-03-20 2011-07-20 エスペック株式会社 Bonding evaluation method and apparatus
JP6758815B2 (en) 2015-10-28 2020-09-23 三菱重工業株式会社 Joint evaluation method

Similar Documents

Publication Publication Date Title
JP6133871B2 (en) Manufacturing method of high-precision heater system
JP4896963B2 (en) Wafer-shaped measuring apparatus and manufacturing method thereof
TWI694532B (en) Holding device
JP2013247342A (en) Electrostatic chuck and method of manufacturing electrostatic chuck
US20130209846A1 (en) Method and device to measure temperature of a prismatic cell of automotive battery
JP5796631B2 (en) Semiconductor device and manufacturing method thereof
CN1892244A (en) Semiconductor test device
JP2018077129A (en) Humidity sensor and method for manufacturing the same
JP2000131112A (en) Heat-sensitive flow sensor
TW201725933A (en) Reduced wire count heater array block
US9702038B2 (en) Pressure sensor and method for manufacturing the same
JP2021150546A5 (en) Heater Chip and Bonding Layer Evaluation Method and Bonding Layer Evaluation Apparatus
JP2018181992A (en) Holding apparatus
JP3706358B2 (en) Gas flow / temperature measuring element
JP2019066286A (en) Heat flux meter
JP5621664B2 (en) Semiconductor chip for evaluation, evaluation system, and heat dissipation material evaluation method
JP2019149434A (en) Holding device
JP3741885B2 (en) Semiconductor device metal wiring package level test pattern and test method
US20210068256A1 (en) Thin film resistor having surface mounted trimming bridges for incrementally tuning resistance
JP2021099304A5 (en) Heater tip and joint layer evaluation device
JP5305354B2 (en) Temperature and heat flux measuring device
JP4749688B2 (en) Semiconductor wafer for temperature measurement
JP2022007895A5 (en) Migration evaluation device
JP2004251789A (en) Temperature measuring instrument and treated substrate
JP3608998B2 (en) Circuit device, package member, circuit test method and device