JP2020517002A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2020517002A5 JP2020517002A5 JP2019554891A JP2019554891A JP2020517002A5 JP 2020517002 A5 JP2020517002 A5 JP 2020517002A5 JP 2019554891 A JP2019554891 A JP 2019554891A JP 2019554891 A JP2019554891 A JP 2019554891A JP 2020517002 A5 JP2020517002 A5 JP 2020517002A5
- Authority
- JP
- Japan
- Prior art keywords
- computer
- implemented method
- scaling
- deterministic
- stochastic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims 26
- 230000003321 amplification Effects 0.000 claims 5
- 238000003199 nucleic acid amplification method Methods 0.000 claims 5
- 238000013528 artificial neural network Methods 0.000 claims 4
- 238000004590 computer program Methods 0.000 claims 2
- 210000002569 neuron Anatomy 0.000 claims 2
- 239000011159 matrix material Substances 0.000 claims 1
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US15/487,701 | 2017-04-14 | ||
| US15/487,701 US10783432B2 (en) | 2017-04-14 | 2017-04-14 | Update management for RPU array |
| PCT/IB2018/051644 WO2018189600A1 (en) | 2017-04-14 | 2018-03-13 | Update management for rpu array |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2020517002A JP2020517002A (ja) | 2020-06-11 |
| JP2020517002A5 true JP2020517002A5 (enExample) | 2020-07-27 |
| JP6986569B2 JP6986569B2 (ja) | 2021-12-22 |
Family
ID=63790739
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2019554891A Active JP6986569B2 (ja) | 2017-04-14 | 2018-03-13 | ニューラル・ネットワークの更新管理のためのコンピュータ実装方法、コンピュータ・プログラム、およびコンピュータ処理システム |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US10783432B2 (enExample) |
| JP (1) | JP6986569B2 (enExample) |
| CN (1) | CN110506282B (enExample) |
| DE (1) | DE112018000723T5 (enExample) |
| GB (1) | GB2576275A (enExample) |
| WO (1) | WO2018189600A1 (enExample) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10303998B2 (en) * | 2017-09-28 | 2019-05-28 | International Business Machines Corporation | Floating gate for neural network inference |
| US11651231B2 (en) | 2019-03-01 | 2023-05-16 | Government Of The United States Of America, As Represented By The Secretary Of Commerce | Quasi-systolic processor and quasi-systolic array |
| US11562249B2 (en) * | 2019-05-01 | 2023-01-24 | International Business Machines Corporation | DNN training with asymmetric RPU devices |
| CN110750231B (zh) * | 2019-09-27 | 2021-09-28 | 东南大学 | 一种面向卷积神经网络的双相系数可调模拟乘法计算电路 |
| US11501148B2 (en) * | 2020-03-04 | 2022-11-15 | International Business Machines Corporation | Area and power efficient implementations of modified backpropagation algorithm for asymmetric RPU devices |
| US11501023B2 (en) | 2020-04-30 | 2022-11-15 | International Business Machines Corporation | Secure chip identification using resistive processing unit as a physically unclonable function |
| US11366876B2 (en) | 2020-06-24 | 2022-06-21 | International Business Machines Corporation | Eigenvalue decomposition with stochastic optimization |
| US11568217B2 (en) * | 2020-07-15 | 2023-01-31 | International Business Machines Corporation | Sparse modifiable bit length deterministic pulse generation for updating analog crossbar arrays |
| US11443171B2 (en) * | 2020-07-15 | 2022-09-13 | International Business Machines Corporation | Pulse generation for updating crossbar arrays |
| US12488250B2 (en) * | 2020-11-02 | 2025-12-02 | International Business Machines Corporation | Weight repetition on RPU crossbar arrays |
| US12165046B2 (en) * | 2021-03-16 | 2024-12-10 | International Business Machines Corporation | Enabling hierarchical data loading in a resistive processing unit (RPU) array for reduced communication cost |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5258934A (en) | 1990-05-14 | 1993-11-02 | California Institute Of Technology | Charge domain bit serial vector-matrix multiplier and method thereof |
| JPH04153827A (ja) * | 1990-10-18 | 1992-05-27 | Fujitsu Ltd | ディジタル乗算器 |
| US20040083193A1 (en) | 2002-10-29 | 2004-04-29 | Bingxue Shi | Expandable on-chip back propagation learning neural network with 4-neuron 16-synapse |
| EP1508872A1 (en) * | 2003-08-22 | 2005-02-23 | Semeion | An algorithm for recognising relationships between data of a database and a method for image pattern recognition based on the said algorithm |
| US9715655B2 (en) | 2013-12-18 | 2017-07-25 | The United States Of America As Represented By The Secretary Of The Air Force | Method and apparatus for performing close-loop programming of resistive memory devices in crossbar array based hardware circuits and systems |
| US9466362B2 (en) | 2014-08-12 | 2016-10-11 | Arizona Board Of Regents On Behalf Of Arizona State University | Resistive cross-point architecture for robust data representation with arbitrary precision |
| US20170061279A1 (en) * | 2015-01-14 | 2017-03-02 | Intel Corporation | Updating an artificial neural network using flexible fixed point representation |
| US10748064B2 (en) | 2015-08-27 | 2020-08-18 | International Business Machines Corporation | Deep neural network training with native devices |
| US10387778B2 (en) | 2015-09-29 | 2019-08-20 | International Business Machines Corporation | Scalable architecture for implementing maximization algorithms with resistive devices |
| US10325006B2 (en) | 2015-09-29 | 2019-06-18 | International Business Machines Corporation | Scalable architecture for analog matrix operations with resistive devices |
| CN105488565A (zh) * | 2015-11-17 | 2016-04-13 | 中国科学院计算技术研究所 | 加速深度神经网络算法的加速芯片的运算装置及方法 |
-
2017
- 2017-04-14 US US15/487,701 patent/US10783432B2/en active Active
- 2017-12-14 US US15/842,724 patent/US11062208B2/en active Active
-
2018
- 2018-03-13 CN CN201880023799.2A patent/CN110506282B/zh active Active
- 2018-03-13 WO PCT/IB2018/051644 patent/WO2018189600A1/en not_active Ceased
- 2018-03-13 GB GB1916146.2A patent/GB2576275A/en not_active Withdrawn
- 2018-03-13 DE DE112018000723.5T patent/DE112018000723T5/de active Pending
- 2018-03-13 JP JP2019554891A patent/JP6986569B2/ja active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2020517002A5 (enExample) | ||
| TWI759997B (zh) | 用於執行類神經網路計算之電路、方法及非暫時性機器可讀儲存裝置 | |
| CN107038018B (zh) | 访问多维张量中的数据 | |
| US20200334536A1 (en) | Performing kernel striding in hardware | |
| FI3761235T3 (fi) | Neuroverkkomatriisien transponointi laitteistossa | |
| GB2576275A (en) | Update management for RPU array | |
| KR20220041962A (ko) | 신경망 프로세서의 벡터 컴퓨테이션 유닛 | |
| CN106844294A (zh) | 卷积运算芯片和通信设备 | |
| CN105426345A (zh) | 一种矩阵求逆运算方法 | |
| JP2020027245A5 (ja) | 情報処理方法、情報処理装置およびプログラム | |
| CN110874636A (zh) | 一种神经网络模型压缩方法、装置和计算机设备 | |
| Huang et al. | Dilation method for finding close roots of polynomials based on constrained learning neural networks | |
| Liu | Parallel-machine scheduling with past-sequence-dependent delivery times and learning effect | |
| CN110580522A (zh) | 卷积计算方法及相关设备 | |
| TWI456542B (zh) | 密碼處理裝置、密碼處理方法及程式 | |
| JP2008506191A5 (enExample) | ||
| Enzinger et al. | Fast time-domain Volterra filtering | |
| CN114329323A (zh) | depthwise快速卷积运算方法及系统 | |
| CN116205275A (zh) | 量化参数模型的训练方法及装置、电子设备、存储介质 | |
| CN109634556B (zh) | 一种乘累加器及累加输出方法 | |
| CN110990771A (zh) | 用于机器学习过程的高效模拟矩阵乘法的系统和方法 | |
| Ji | Computing the outer and group inverses through elementary row operations | |
| CN108255463A (zh) | 一种数字逻辑运算方法、电路和fpga芯片 | |
| CN113255233A (zh) | 一种业务需求的处理方法及装置、存储介质及电子设备 | |
| Allahverdiev et al. | Discontinuous linear Hamiltonian systems |