JP2019179882A - Support body for resin sealing body and manufacturing method of semiconductor package using the same - Google Patents

Support body for resin sealing body and manufacturing method of semiconductor package using the same Download PDF

Info

Publication number
JP2019179882A
JP2019179882A JP2018069273A JP2018069273A JP2019179882A JP 2019179882 A JP2019179882 A JP 2019179882A JP 2018069273 A JP2018069273 A JP 2018069273A JP 2018069273 A JP2018069273 A JP 2018069273A JP 2019179882 A JP2019179882 A JP 2019179882A
Authority
JP
Japan
Prior art keywords
sealing body
adhesive
resin sealing
resin
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2018069273A
Other languages
Japanese (ja)
Inventor
祥子 大出
Sachiko Oide
祥子 大出
信裕 篠塚
Nobuhiro Shinozuka
信裕 篠塚
正彦 増村
Masahiko Masumura
正彦 増村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shin Etsu Polymer Co Ltd
Shin Etsu Chemical Co Ltd
Original Assignee
Shin Etsu Polymer Co Ltd
Shin Etsu Chemical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Etsu Polymer Co Ltd, Shin Etsu Chemical Co Ltd filed Critical Shin Etsu Polymer Co Ltd
Priority to JP2018069273A priority Critical patent/JP2019179882A/en
Publication of JP2019179882A publication Critical patent/JP2019179882A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

To provide a support body for a resin sealing body capable of excluding expensive equipment for an energy discharge, expecting a reduction of a cost, and preventing warping of a peripheral edge part of a plate material even if a large-sized plate material is used, and provide a manufacturing method of a semiconductor package using the same.SOLUTION: A support body for a resin sealing body comprises: a flat panel plate 11 supporting a resin sealing body of a semiconductor chip; and an adhesion region 12 detachably adhered to the resin sealing body while being formed onto the panel plate 11. The support body for manufacturing a semiconductor is usable in a temperature range of -50°C or more and 300°C or less. The adhesion region 12 is divided into a plurality of first adhesion regions 13 formed in at least peripheral edge part of a front surface which can be opposite to the resin sealing body of the panel plate 11; and a second adhesion region 13A formed in the region other than the formation region of the plurality of first adhesion regions 13. An adhesion force of the plurality of first adhesion regions 13 is set stronger than the adhesion force of the second adhesion region 13A.SELECTED DRAWING: Figure 1

Description

本発明は、半導体のFOWLP技術、PLP技術、FOPLP技術等で用いられる樹脂封止体用支持体及びこれを用いた半導体パッケージの製造方法に関するものである。   The present invention relates to a support for a resin sealing body used in semiconductor FOWLP technology, PLP technology, FOPLP technology, and the like, and a method of manufacturing a semiconductor package using the same.

半導体の製造工程においては、様々な技術が採用される(特許文献1参照)が、ハイエンド向けの製造工程においては、モジュールの薄型化や製造コストの削減が期待できるFOWLP(Fan Out Wafer Level Packaging)技術やPLP(Panel Level Packaging)技術が急速に普及している(特許文献2参照)。   Various technologies are employed in the semiconductor manufacturing process (see Patent Document 1), but in a high-end manufacturing process, FOWLP (Fan Out Wafer Level Packaging), which can be expected to reduce the thickness of the module and reduce the manufacturing cost, is expected. Technology and PLP (Panel Level Packaging) technology are rapidly spreading (see Patent Document 2).

係るFOWLP技術のチップファーストのフェースアップ方式により、半導体パッケージを製造する場合には、図示しないが、先ず、ウェーハレベルの支持板の仮固定シート表面に複数の半導体チップを所定の間隔をおき粘着して配列するとともに、各半導体チップの端子面を上向きとし、複数の半導体チップをモールド樹脂で被包して樹脂封止体を形成し、この樹脂封止体のモールド樹脂表面を研削して複数の半導体チップの端子面を露出させる。   When manufacturing a semiconductor package by the chip-first face-up method of the FOWLP technology, a plurality of semiconductor chips are first adhered to the surface of a temporarily fixed sheet of a wafer-level support plate at a predetermined interval, although not shown. A plurality of semiconductor chips are encapsulated with a mold resin to form a resin sealing body, and the mold resin surface of the resin sealing body is ground to form a plurality of semiconductor chips. The terminal surface of the semiconductor chip is exposed.

支持板は、光透過性を有する材料、具体的には平坦なガラス板やアクリル板等により形成されている。また、仮固定シートは、所定の樹脂と光吸収剤とを含有した材料により形成され、支持板の表面に積層貼着されている。仮固定シートの樹脂としては、アクリル樹脂やエポキシ樹脂等が使用される。光吸収剤は、例えばカーボンブラック、カーボンファイバー、アルミニウム等からなり、光透過性の支持板にエネルギが放射されると、このエネルギを吸収して熱エネルギに変換する。   The support plate is formed of a light-transmitting material, specifically, a flat glass plate or an acrylic plate. The temporary fixing sheet is formed of a material containing a predetermined resin and a light absorber, and is laminated and adhered to the surface of the support plate. As the resin for the temporary fixing sheet, an acrylic resin, an epoxy resin, or the like is used. The light absorber is made of, for example, carbon black, carbon fiber, aluminum or the like. When energy is radiated to the light-transmitting support plate, the light absorber is absorbed and converted into heat energy.

複数の半導体チップの端子面を露出させたら、露出した複数の半導体チップの端子面に再配線層を形成し、支持板を仮固定シートから分離して擬似ウェーハを形成し、その後、仮固定シート付きの擬似ウェーハをダイシングして個片化すれば、半導体パッケージを製造することができる。   Once the terminal surfaces of the plurality of semiconductor chips are exposed, a rewiring layer is formed on the exposed terminal surfaces of the plurality of semiconductor chips, the support plate is separated from the temporarily fixed sheet, and a pseudo wafer is formed. A semiconductor package can be manufactured by dicing the attached pseudo wafer into individual pieces.

支持板を仮固定シートから分離する場合には、仮固定シートにエネルギが光透過性の支持板を介して放射される。すると、仮固定シートの光吸収剤がエネルギを吸収して熱エネルギに変換し、仮固定シートの温度が急激に上昇し、この急激な温度上昇に伴い、仮固定シートの樹脂が熱分解して仮固定シートを部分的に崩壊させるので、支持板を仮固定シートから分離することが可能となる。   When the support plate is separated from the temporarily fixed sheet, energy is radiated to the temporarily fixed sheet through the light transmissive support plate. Then, the light-absorbing agent of the temporarily fixing sheet absorbs energy and converts it into heat energy, and the temperature of the temporarily fixing sheet rapidly increases. With this rapid temperature increase, the resin of the temporarily fixing sheet is thermally decomposed. Since the temporarily fixed sheet is partially collapsed, the support plate can be separated from the temporarily fixed sheet.

特開2017‐228645号公報JP 2017-228645 A 特開2018‐032809号公報Japanese Patent Laid-Open No. 2018-032809

従来における半導体パッケージは、以上のように製造され、支持板を仮固定シートから分離して擬似ウェーハを形成する際、仮固定シートにエネルギを放射して仮固定シートを部分的に崩壊させるので、エネルギ放射のために高価な放射装置を使用せざるを得ないという問題がある。また、仮固定シートが部分的に熱分解するので、仮固定シートを再利用することができず、ランニングコストの低減を図ることができないという問題もある。さらに、擬似ウェーハをダイシングする際、仮固定シートと樹脂封止体とが一体化しているので、仮固定シートを剥離する作業が必要不可欠となり、製造作業の煩雑化や遅延化を招くこととなる。   The conventional semiconductor package is manufactured as described above, and when the support plate is separated from the temporary fixing sheet to form a pseudo wafer, the temporary fixing sheet is partially collapsed by radiating energy to the temporary fixing sheet. There is a problem that an expensive radiation device must be used for energy radiation. Further, since the temporarily fixed sheet is partially thermally decomposed, there is a problem that the temporarily fixed sheet cannot be reused and the running cost cannot be reduced. Furthermore, when the pseudo wafer is diced, the temporary fixing sheet and the resin sealing body are integrated, so that the operation of peeling the temporary fixing sheet is indispensable, which causes the complication and delay of the manufacturing operation. .

また近年、FOWLP技術を推し進め、大型のパネル板に適用して製造コストのさらなる削減を図ることのできるFOPLP(Fan Out Panel Level Packaging)技術が提唱され、次世代技術として注目されている。このFOPLP技術によれば、倍以上の半導体パッケージを一括して製造することができるので、製造コストの大幅な低減が期待できる。
しかしながら、ウェーハよりも大型のパネル板を使用する際、大型のパネル板の単なる使用では、パネル板の周縁部等が弓なりに沿って姿勢が悪化し、その結果、歩留まりの低下を招くおそれがある。
In recent years, FOPLP (Fan Out Panel Level Packaging) technology that can promote FOWLP technology and can be applied to a large panel board to further reduce the manufacturing cost has been proposed and attracted attention as a next-generation technology. According to this FOPLP technology, semiconductor packages more than doubled can be manufactured in a lump, so that a significant reduction in manufacturing cost can be expected.
However, when using a panel plate larger than the wafer, the mere use of the large panel plate may deteriorate the posture of the peripheral edge of the panel plate along the bow, resulting in a decrease in yield. .

本発明は上記に鑑みなされたもので、エネルギ放射のための高価な装置を省略することができ、コストの低減が期待でき、例え大型の板材を使用しても、板材の周縁部等が反るのを防止することのできる樹脂封止体用支持体及びこれを用いた半導体パッケージの製造方法を提供することを目的としている。   The present invention has been made in view of the above, and an expensive apparatus for radiating energy can be omitted, and a reduction in cost can be expected. Even if a large plate is used, the peripheral portion of the plate is rebounded. It is an object of the present invention to provide a support for a resin-sealed body that can be prevented from being produced and a method for manufacturing a semiconductor package using the same.

本発明においては上記課題を解決するため、樹脂封止体を支持する板材と、この板材に形成されて樹脂封止体に着脱自在に粘着する粘着領域とを備え、−50℃以上300℃以下の温度範囲で使用可能なものであって、
粘着領域が、板材の樹脂封止体に対向可能な対向面の少なくとも周縁部に形成される第一の粘着領域と、この第一の粘着領域の形成領域以外に形成される第二の粘着領域とに分割され、第一の粘着領域の粘着力が第二の粘着領域の粘着力よりも強いことを特徴としている。
In order to solve the above-described problems, the present invention includes a plate material that supports the resin sealing body, and an adhesive region that is formed on the plate material and is detachably adhered to the resin sealing body, and is −50 ° C. or higher and 300 ° C. or lower. Can be used in the temperature range of
A first adhesive region formed on at least the peripheral portion of the opposing surface capable of facing the resin sealing body of the plate material, and a second adhesive region formed other than the region where the first adhesive region is formed And the adhesive force of the first adhesive region is stronger than the adhesive force of the second adhesive region.

なお、樹脂封止体が、所定の間隔で並んだ複数の半導体チップを樹脂組成物で被包した300mm角以上500mm角以下の大きさの封止体であり、
板材が、300mm角以上700mm角以下の大きさを有するパネル板であることが好ましい。
The resin sealing body is a sealing body having a size of 300 mm square or more and 500 mm square or less in which a plurality of semiconductor chips arranged at a predetermined interval are encapsulated with a resin composition,
The plate material is preferably a panel plate having a size of 300 mm square to 700 mm square.

また、第一の粘着領域に多数の粘着材が所定の間隔をおいて配列されるとともに、第二の粘着領域に複数の粘着材が所定の間隔をおいて配列され、これら第一、第二の粘着領域の少なくともいずれか一方の粘着材がシリコーン系の粘着材であると良い。
また、粘着領域の第一の粘着領域が、板材の対向面の四隅部付近にそれぞれ平面略多角形に形成され、第二の粘着領域が、板材の対向面の四隅部付近以外に形成されると良い。
In addition, a large number of adhesive materials are arranged at predetermined intervals in the first adhesive region, and a plurality of adhesive materials are arranged at predetermined intervals in the second adhesive region. It is preferable that at least one of the adhesive regions is a silicone-based adhesive material.
Further, the first adhesive region of the adhesive region is formed in a substantially planar polygon in the vicinity of the four corners of the opposing surface of the plate material, and the second adhesive region is formed in a region other than the vicinity of the four corners of the opposing surface of the plate material. And good.

また、本発明においては上記課題を解決するため、大型パネルで大量の半導体パッケージを一括組み立てする半導体パッケージの製造方法であって、
大型パネルを請求項1ないし4のいずれかに記載した樹脂封止体用支持体とすることを特徴としている。
Further, in the present invention, in order to solve the above-described problem, a semiconductor package manufacturing method for collectively assembling a large number of semiconductor packages with a large panel,
The large panel is a support for a resin sealing body according to any one of claims 1 to 4.

なお、キャリア板材に複数の半導体チップを所定の間隔をおき粘着して配列するとともに、各半導体チップの端子面を下向きとし、複数の半導体チップを樹脂組成物で被包して樹脂封止体を形成し、キャリア板材と樹脂封止体とを分離して樹脂封止体の非粘着面に樹脂封止体用支持体の粘着領域を粘着した後、樹脂封止体の樹脂組成物から露出した複数の半導体チップの端子面に再配線層を形成してはんだボールを搭載することができる。   A plurality of semiconductor chips are adhered and arranged on the carrier plate at predetermined intervals, and the terminal surfaces of the respective semiconductor chips are faced down, and the plurality of semiconductor chips are encapsulated with a resin composition to form a resin sealing body. After forming and separating the carrier plate material and the resin encapsulant and adhering the adhesive region of the resin encapsulant support to the non-adhesive surface of the resin encapsulant, it was exposed from the resin composition of the resin encapsulant A solder ball can be mounted by forming a rewiring layer on the terminal surfaces of a plurality of semiconductor chips.

また、キャリア板材に複数の半導体チップを所定の間隔をおき粘着して配列するとともに、各半導体チップの端子面を上向きとし、複数の半導体チップを樹脂組成物で被包して樹脂封止体を形成し、この樹脂封止体の樹脂組成物を研削して複数の半導体チップの端子面を露出させ、キャリア板材と樹脂封止体とを分離して樹脂封止体の粘着面に樹脂封止体用支持体の粘着領域を粘着した後、樹脂封止体の樹脂組成物から露出した複数の半導体チップの端子面に再配線層を形成してはんだボールを搭載することもできる。   In addition, a plurality of semiconductor chips are adhered and arranged at predetermined intervals on the carrier plate material, and a terminal surface of each semiconductor chip is faced upward, and the plurality of semiconductor chips are encapsulated with a resin composition to form a resin sealing body. Forming and grinding the resin composition of the resin sealing body to expose the terminal surfaces of the plurality of semiconductor chips, separating the carrier plate material and the resin sealing body, and resin sealing the adhesive surface of the resin sealing body After adhering the adhesion region of the body support, a rewiring layer may be formed on the terminal surfaces of the plurality of semiconductor chips exposed from the resin composition of the resin encapsulant to mount solder balls.

ここで、特許請求の範囲における板材の対向面には、樹脂封止体に対向可能な表面、裏面、表面と裏面のいずれもが含まれる。板材の対向面の四隅部付近には、板材の対向面の四隅部とその周辺が含まれる。また、粘着材は、平面視で円形、楕円形、多角形、細い線条、帯形等に適宜形成することができ、透明でも不透明でも良い。本発明に係る樹脂封止体用支持体は、少なくとも半導体のFOWLP技術、PLP技術、FOPLP技術の製造工程、露光工程、検査工程等で用いることができる。さらに、キャリア板材は、キャリア板の両面のうち、少なくとも片面に弱粘着性の粘着シートが積層粘着された構造に構成することが可能である。   Here, the opposing surface of the plate material in the claims includes a front surface, a back surface, and a front surface and a back surface that can face the resin sealing body. The vicinity of the four corners of the opposing surface of the plate material includes the four corners of the opposing surface of the plate material and the periphery thereof. Further, the adhesive material can be appropriately formed into a circular shape, an elliptical shape, a polygonal shape, a fine filament, a strip shape, etc. in plan view, and may be transparent or opaque. The support for a resin encapsulant according to the present invention can be used at least in a semiconductor FOWLP technique, PLP technique, FOPLP technique manufacturing process, exposure process, inspection process, and the like. Furthermore, the carrier plate material can be configured to have a structure in which a weak adhesive sheet is laminated and adhered to at least one of both surfaces of the carrier plate.

本発明によれば、樹脂封止体の周縁部付近に粘着領域の第一の粘着領域が粘着材を介して強く粘着するので、例え板材が大型でも、板材の周縁部等が反るおそれが少ない。   According to the present invention, the first adhesive region of the adhesive region adheres strongly through the adhesive material in the vicinity of the peripheral portion of the resin sealing body. Few.

本発明によれば、エネルギ放射用の高価な装置を省略することができ、コストの低減が期待できるという効果がある。また、例え大型の板材を使用しても、板材の周縁部等が反るのを抑制することができるという効果がある。   According to the present invention, there is an effect that an expensive device for energy emission can be omitted and cost reduction can be expected. Moreover, even if a large plate material is used, there is an effect that it is possible to suppress the peripheral portion of the plate material from warping.

請求項2記載の発明によれば、複数の半導体チップを樹脂組成物で被包した樹脂封止体が300mm角以上500mm角以下の大きさであり、板材が、φ200mmやφ300mmのウェーハではなく、300mm角以上700mm角以下の大きさを有する大型のパネル板なので、複数の半導体パッケージを一括して製造することができる。   According to the invention of claim 2, the resin sealing body in which a plurality of semiconductor chips are encapsulated with a resin composition has a size of 300 mm square or more and 500 mm square or less, and the plate material is not a wafer of φ200 mm or φ300 mm, Since it is a large panel plate having a size of 300 mm square or more and 700 mm square or less, a plurality of semiconductor packages can be manufactured collectively.

請求項3記載の発明によれば、第一の粘着領域の粘着材が第二の粘着領域の粘着材よりも多いので、第一の粘着領域の粘着力が第二の粘着領域の粘着力よりも強くなり、樹脂封止体と粘着領域との粘着時に板材の周縁部等が反り、歩留まりの低下を招くおそれを排除することができる。また、粘着材をシリコーン系の粘着材とすれば、優れた耐熱性や耐寒性等を得ることができるので、例え作業環境が−50℃以上300℃以下の温度範囲でも、粘着材の粘着性が低下するのを防ぐことが可能になる。   According to invention of Claim 3, since there are more adhesive materials of a 1st adhesion area | region than the adhesive material of a 2nd adhesion area | region, the adhesive force of a 1st adhesion area | region is more than the adhesive force of a 2nd adhesion area | region. It is possible to eliminate the possibility that the peripheral edge portion of the plate warps during adhesion between the resin sealing body and the adhesion region, resulting in a decrease in yield. In addition, if the adhesive material is a silicone-based adhesive material, excellent heat resistance, cold resistance, etc. can be obtained, so even if the working environment is in the temperature range of −50 ° C. to 300 ° C. Can be prevented from decreasing.

請求項5記載の発明によれば、ウェーハよりも大型のパネル板を使用して半導体パッケージを製造するので、複数の半導体パッケージの一括製造が期待できる。
請求項6記載の発明によれば、チップファーストのフェースダウン方式で複数の半導体パッケージを一括製造することが可能になる。
請求項7記載の発明によれば、チップファーストのフェースアップ方式で複数の半導体パッケージを一括製造することが可能になる。
According to the invention described in claim 5, since the semiconductor package is manufactured by using a panel plate larger than the wafer, batch manufacturing of a plurality of semiconductor packages can be expected.
According to the sixth aspect of the present invention, it is possible to collectively manufacture a plurality of semiconductor packages by a chip-first face-down method.
According to the invention described in claim 7, it is possible to collectively manufacture a plurality of semiconductor packages by a chip-first face-up method.

本発明に係る樹脂封止体用支持体の実施形態を模式的に示す斜視説明図である。It is a perspective explanatory view showing typically an embodiment of a support for resin sealing objects concerning the present invention. 本発明に係る樹脂封止体用支持体を用いた半導体パッケージの製造方法の実施形態を模式的に示す図で、(a)図はキャリア板材を示す断面図、(b)図はキャリア板材の粘着シートに多数の半導体チップを粘着して配列した状態を示す断面図、(c)図は多数の半導体チップをモールド樹脂で被包して樹脂封止体を形成した状態を示す断面図、(d)図は分離した樹脂封止体に樹脂封止体用支持体の粘着領域を粘着した状態を示す断面図、(e)図は樹脂封止体をダイシングして多数の半導体チップを個片化した状態を示す断面図、(f)図は樹脂封止体用支持体を分離して薄い半導体パッケージを製造した状態を示す断面図である。BRIEF DESCRIPTION OF THE DRAWINGS It is a figure which shows typically embodiment of the manufacturing method of the semiconductor package using the support body for resin sealing bodies which concerns on this invention, (a) A figure is sectional drawing which shows a carrier board | plate material, (b) figure is a carrier board | plate material. Sectional drawing which shows the state which adhered and arranged many semiconductor chips on the adhesive sheet, (c) The sectional view which shows the state which encapsulated many semiconductor chips with mold resin, and formed the resin sealing body, d) A cross-sectional view showing a state where the adhesive region of the support for a resin sealing body is adhered to the separated resin sealing body, and (e) is a diagram in which a large number of semiconductor chips are diced by dicing the resin sealing body. FIG. 5F is a cross-sectional view showing a state where a thin semiconductor package is manufactured by separating the resin sealing body support. 本発明に係る樹脂封止体用支持体を用いた半導体パッケージの製造方法の実施形態を模式的に示す図で、(a)図はキャリア板材を示す断面図、(b)図はキャリア板材の粘着シートに多数の半導体チップを粘着して配列し、各半導体チップの端子面を上向きとした状態を示す断面図、(c)図は多数の半導体チップをモールド樹脂で被包して樹脂封止体を形成した状態を示す断面図、(d)図は樹脂封止体表面を研削して多数の半導体チップの端子面を露出させた状態を示す断面図、(e)図はキャリア板材と樹脂封止体を分離し、樹脂封止体に樹脂封止体用支持体の粘着領域を粘着した状態を示す断面図、(f)図は樹脂封止体をダイシングして多数の半導体チップを個片化した状態を示す断面図、(g)図は樹脂封止体用支持体を分離して薄い半導体パッケージを製造した状態を示す断面図である。BRIEF DESCRIPTION OF THE DRAWINGS It is a figure which shows typically embodiment of the manufacturing method of the semiconductor package using the support body for resin sealing bodies which concerns on this invention, (a) A figure is sectional drawing which shows a carrier board | plate material, (b) figure is a carrier board | plate material. A cross-sectional view showing a state in which a large number of semiconductor chips are adhered and arranged on an adhesive sheet, and the terminal surface of each semiconductor chip is facing upward, and FIG. Sectional drawing which shows the state which formed the body, (d) figure is sectional drawing which shows the state which ground the resin sealing body surface and exposed the terminal surface of many semiconductor chips, (e) figure is carrier board material and resin Sectional drawing which shows the state which isolate | separated the sealing body and adhere | attached the adhesion area | region of the support body for resin sealing bodies on the resin sealing body, (f) FIG. Sectional drawing which shows the state separated, (g) figure isolate | separates the support body for resin sealing bodies Te is a sectional view showing a state in which manufacture a thin semiconductor package. 本発明に係る樹脂封止体用支持体の第2の実施形態を模式的に示す図で、(a)図は第一、第二の粘着領域の粘着材をそれぞれ平面円形に変更した状態を示す平面図、(b)図は第二の粘着領域を平面楕円形に変更した状態を示す平面図、(c)図は第一の粘着領域を平面枠形に変更し、第二の粘着領域を平面矩形に変更した状態を示す平面図である。It is a figure which shows typically 2nd Embodiment of the support body for resin sealing bodies which concerns on this invention, (a) A figure shows the state which changed the adhesive material of the 1st, 2nd adhesion area | region into the planar circle, respectively. The top view to show, (b) figure is a top view which shows the state which changed the 2nd adhesion area into the plane ellipse, (c) figure changed the 1st adhesion area into the plane frame shape, and the 2nd adhesion area It is a top view which shows the state which changed into flat rectangle.

以下、図面を参照して本発明の好ましい実施の形態を説明すると、本実施形態における樹脂封止体用支持体10は、図1ないし図3に示すように、半導体チップ4の樹脂封止体6を支持するパネル板11と、このパネル板11に形成されて樹脂封止体6に着脱自在に粘着する粘着領域12とを備え、−50℃以上300℃以下の温度範囲で使用可能な半導体製造用の支持体であり、粘着領域12が第一、第二の粘着領域13・13Aに分割され、第一の粘着領域13の粘着力が第二の粘着領域13Aの粘着力よりも強く設定されており、FOPLP技術等を用いた半導体パッケージ22の製造に使用される。   Hereinafter, a preferred embodiment of the present invention will be described with reference to the drawings. A support 10 for a resin sealing body in this embodiment is a resin sealing body of a semiconductor chip 4 as shown in FIGS. 6 and a panel plate 11 that supports 6 and an adhesive region 12 that is formed on the panel plate 11 and is detachably adhered to the resin sealing body 6, and can be used in a temperature range of −50 ° C. to 300 ° C. This is a support for production, and the adhesive region 12 is divided into first and second adhesive regions 13 and 13A, and the adhesive force of the first adhesive region 13 is set stronger than the adhesive force of the second adhesive region 13A. It is used for manufacturing the semiconductor package 22 using FOPLP technology or the like.

半導体チップ4の樹脂封止体6は、図2や図3に示すように、半導体パッケージ1個当たりの製造コストを低減するため、300mm角以上500mm角以下、好ましくは320mm角以上480mm角以下の従来よりも大型に形成され、多数の半導体チップ4をモールド樹脂5で被包する。このモールド樹脂5は、熱可塑性樹脂と熱硬化性樹脂のいずれでも良いが、絶縁性や機械強度等に優れる熱硬化性樹脂のエポキシ樹脂が最適である。   As shown in FIGS. 2 and 3, the resin sealing body 6 of the semiconductor chip 4 has a size of 300 mm square to 500 mm square, preferably 320 mm square to 480 mm square, in order to reduce the manufacturing cost per semiconductor package. The semiconductor chip 4 is formed in a larger size than before, and a large number of semiconductor chips 4 are encapsulated with a mold resin 5. The mold resin 5 may be either a thermoplastic resin or a thermosetting resin, but an epoxy resin of a thermosetting resin that is excellent in insulation, mechanical strength, etc. is optimal.

樹脂封止体用支持体10のパネル板11は、図1に示すように、所定の材料により表裏両面がそれぞれ平坦な平面矩形の板に形成され、300mm角以上700mm角以下の大きさを有する。このパネル板11の所定の材料としては、−50℃以上300℃以下の温度範囲で反りなく使用可能な材料、具体的にはガラス板、金属、ポリイミド系樹脂等があげられる。パネル板11は、半導体パッケージ22の製造環境が−50℃以上300℃以下の温度範囲なので、この範囲で使用可能な耐寒性と耐熱性を有する材料により形成される。   As shown in FIG. 1, the panel plate 11 of the support 10 for a resin sealing body is formed into a flat rectangular plate having a flat surface on both front and back surfaces by a predetermined material, and has a size of 300 mm square to 700 mm square. . Examples of the predetermined material of the panel plate 11 include materials that can be used without warping in a temperature range of −50 ° C. or more and 300 ° C. or less, specifically glass plates, metals, polyimide resins, and the like. Since the manufacturing environment of the semiconductor package 22 is a temperature range of −50 ° C. or more and 300 ° C. or less, the panel board 11 is formed of a material having cold resistance and heat resistance that can be used in this range.

パネル板11は、半導体パッケージ22の製造時に切断されるか否かにより材質が変更される。すなわち、半導体パッケージ22の製造時に半導体チップ4と共に切断されない場合には、切断が困難な鉄等の材料により形成され、半導体パッケージ22の製造時に半導体チップ4と共に切断される場合には、切断が容易なポリイミド樹脂板等の材料により形成される。   The material of the panel board 11 is changed depending on whether or not it is cut when the semiconductor package 22 is manufactured. That is, when the semiconductor package 22 is not cut together with the semiconductor chip 4 during manufacture, it is formed of a material such as iron that is difficult to cut, and when the semiconductor package 22 is cut together with the semiconductor chip 4, cutting is easy. It is made of a material such as a polyimide resin plate.

パネル板11の大きさは、大型の樹脂封止体6の大きさを考慮して300mm角以上700mm角以下、好ましくは400mm角以上650mm角以下、より好ましくは450mm角以上620mm角以下に設定される。例えば、450mm×600mmや457mm×610mm等に設定される。これは、大型のパネル板11で大量の半導体パッケージ22を一括して組み立てるFOWLP技術、PLP技術、FOPLP技術に対応し、半導体パッケージ1個当たりの製造コストを低減するためである。   The size of the panel plate 11 is set to be 300 mm square or more and 700 mm square or less, preferably 400 mm square or more and 650 mm square or less, more preferably 450 mm square or more and 620 mm square or less in consideration of the size of the large resin encapsulant 6. The For example, it is set to 450 mm × 600 mm, 457 mm × 610 mm, or the like. This is to reduce the manufacturing cost per semiconductor package in response to FOWLP technology, PLP technology, and FOPLP technology in which a large number of semiconductor packages 22 are assembled together with the large panel plate 11.

粘着領域12は、図1に示すように、パネル板11の樹脂封止体6に対向可能な表面の少なくとも周縁部に形成される複数の第一の粘着領域13と、この複数の第一の粘着領域13の形成領域以外に形成される第二の粘着領域13Aとに分割され、複数の第一の粘着領域13が第二の粘着領域13Aを包囲する。複数の第一の粘着領域13は、パネル板11の反りやすい周縁部付近、例えば表面四隅部付近にそれぞれ平面略三角形に形成され、各第一の粘着領域13が平面直角三角形に形成されており、第一の粘着領域13の斜辺が第二の粘着領域13Aを区画するとともに、隣辺がパネル板11の周縁部を形成する。   As shown in FIG. 1, the adhesive region 12 includes a plurality of first adhesive regions 13 formed on at least a peripheral portion of the surface of the panel plate 11 that can face the resin sealing body 6, and the plurality of first adhesive regions 13. The first adhesive region 13 is divided into a second adhesive region 13A formed outside the adhesive region 13 formation region, and the plurality of first adhesive regions 13 surround the second adhesive region 13A. The plurality of first adhesive regions 13 are each formed in a substantially triangular shape in the vicinity of the peripheral edge where the panel plate 11 is easily warped, for example, in the vicinity of the four corners of the surface, and each first adhesive region 13 is formed in a planar right triangle. The oblique side of the first adhesive region 13 defines the second adhesive region 13A, and the adjacent side forms the peripheral edge of the panel plate 11.

第一の粘着領域13内には同図に示すように、−50℃以上300℃以下の温度範囲で利用可能な多数の粘着材14が所定の間隔をおき印刷して配列され、各粘着材14が厚さ10μm程度の短い線条に印刷される。多数の粘着材14は、広大な面積に一度に印刷する便宜を図るため、スクリーン印刷される。また、隣接する粘着材14と粘着材14との間には、第一の粘着領域13の粘着面積を拡大するため、狭いピッチが形成される。   In the first adhesive region 13, as shown in the figure, a large number of adhesive materials 14 that can be used in a temperature range of −50 ° C. or more and 300 ° C. or less are arranged with printing at predetermined intervals. 14 is printed on a short filament having a thickness of about 10 μm. The large number of adhesive materials 14 are screen-printed for the convenience of printing over a large area at once. In addition, a narrow pitch is formed between the adjacent adhesive material 14 and the adhesive material 14 in order to enlarge the adhesive area of the first adhesive region 13.

各粘着材14は、特に限定されるものではないが、例えば耐熱性、耐候性、難燃性、電気絶縁性、耐寒性、粘度温度特性等に優れるシリコーン系やフッ素系の粘着剤により形成され、弱粘着性が付与される。シリコーン系の粘着剤を採用する場合、硬化時間が速く、硬化収縮が殆どない付加反応型の液状シリコーン粘着剤の採用が好ましい。   Each adhesive material 14 is not particularly limited, and is formed of, for example, a silicone-based or fluorine-based adhesive having excellent heat resistance, weather resistance, flame resistance, electrical insulation, cold resistance, viscosity temperature characteristics, and the like. , Weak tackiness is imparted. When using a silicone-based pressure-sensitive adhesive, it is preferable to use an addition-reaction type liquid silicone pressure-sensitive adhesive having a fast curing time and almost no curing shrinkage.

第二の粘着領域13Aは、同図に示すように、パネル板11の表面四隅部付近以外、具体的にはパネル板11の表面中央部付近に平面菱形に形成され、複数の第一の粘着領域13に包囲される。この第二の粘着領域13A内には、−50℃以上300℃以下の温度範囲で利用可能な複数の粘着材14Aが所定の間隔をおき印刷して配列され、各粘着材14Aが厚さ10μm程度の長い線条に印刷される。複数の粘着材14Aは、一度に印刷するため、スクリーン印刷される。また、隣接する粘着材14Aと粘着材14Aとの間には、第二の粘着領域13Aの粘着力を弱めるため、広いピッチが形成される。   As shown in the figure, the second adhesive region 13A is formed in a plane rhombus in the vicinity of the center of the surface of the panel plate 11 except for the vicinity of the four corners of the surface of the panel plate 11, and includes a plurality of first adhesives. Surrounded by region 13. In this second adhesive region 13A, a plurality of adhesive materials 14A that can be used in a temperature range of −50 ° C. or more and 300 ° C. or less are arranged at predetermined intervals, and each adhesive material 14A has a thickness of 10 μm. Printed on long filaments. The plurality of adhesive materials 14A are screen-printed because they are printed at once. Further, a wide pitch is formed between the adjacent adhesive material 14A and the adhesive material 14A in order to weaken the adhesive force of the second adhesive region 13A.

各粘着材14Aは、第一の粘着領域13の粘着材14よりも相対的に長く形成される。この粘着材14Aは、特に制約されるものではないが、例えば耐熱性、耐候性、難燃性、電気絶縁性、耐寒性、粘度温度特性等に優れるシリコーン系やフッ素系の粘着剤により形成され、弱粘着性が付与される。シリコーン系の粘着剤を採用する場合、硬化時間が速く、硬化収縮が殆どない付加反応型の液状シリコーン粘着剤の採用が最適である。   Each adhesive material 14 </ b> A is formed to be relatively longer than the adhesive material 14 in the first adhesive region 13. The pressure-sensitive adhesive material 14A is not particularly limited, but is formed of, for example, a silicone-based or fluorine-based pressure-sensitive adhesive having excellent heat resistance, weather resistance, flame retardancy, electrical insulation, cold resistance, viscosity temperature characteristics, and the like. , Weak tackiness is imparted. When a silicone-based pressure-sensitive adhesive is used, it is optimal to use an addition-reaction type liquid silicone pressure-sensitive adhesive having a fast curing time and almost no curing shrinkage.

このように粘着領域12は、複数の第一の粘着領域13の粘着材14が第二の粘着領域13Aの粘着材14Aよりも多いので、複数の第一の粘着領域13の粘着力と第二の粘着領域13Aの粘着力とが略同一ではなく、複数の第一の粘着領域13の粘着力が第二の粘着領域13Aの粘着力よりも強くなる。   As described above, the adhesive region 12 has more adhesive materials 14 in the plurality of first adhesive regions 13 than the adhesive material 14A in the second adhesive region 13A. The adhesive force of the first adhesive region 13 is not substantially the same, and the adhesive force of the plurality of first adhesive regions 13 is stronger than the adhesive force of the second adhesive region 13A.

上記構成において、FOPLP技術のチップファーストのフェースダウン方式で半導体パッケージ22を製造する場合には、先ず、キャリア板2の表面に弱粘着性の粘着シート3が積層粘着されたキャリア板材1を用意(図2(a)参照)し、このキャリア板材1の粘着シート3の表面XY方向に多数の半導体チップ4を所定の間隔をおき粘着して配列し、各半導体チップ4の端子面4aを粘着シート3側の下向き(図2(b)参照)とする。   In the above configuration, when the semiconductor package 22 is manufactured by the chip-first face-down method of the FOPLP technology, first, the carrier plate material 1 in which the weakly adhesive sheet 3 is laminated and adhered to the surface of the carrier plate 2 is prepared ( 2 (a)), a large number of semiconductor chips 4 are adhered at predetermined intervals in the surface XY direction of the adhesive sheet 3 of the carrier plate 1, and the terminal surface 4a of each semiconductor chip 4 is arranged on the adhesive sheet. 3 side downwards (see FIG. 2B).

キャリア板材1のキャリア板2は、特に限定されるものではないが、例えば強度・熱伝導率、耐熱性、電気特性等に優れるガラス強化エポキシ樹脂板やガラス板等からなる。このキャリア板2は、FOWLP技術、PLP技術、FOPLP技術等に対応するため、パネル板11と同じ大きさの平面矩形に形成される。また、粘着シート3は、特に限定されるものではないが、シリコーン系やフッ素系のエラストマー等が使用され、多数の半導体チップ4の端子面4aに着脱自在に粘着する。   The carrier plate 2 of the carrier plate material 1 is not particularly limited, and is made of, for example, a glass reinforced epoxy resin plate or a glass plate that is excellent in strength, thermal conductivity, heat resistance, electrical characteristics, and the like. The carrier plate 2 is formed in a planar rectangle having the same size as the panel plate 11 in order to correspond to the FOWLP technology, the PLP technology, the FOPLP technology, and the like. Moreover, although the adhesive sheet 3 is not specifically limited, a silicone type or a fluorine type elastomer etc. are used, and it adheres to the terminal surface 4a of many semiconductor chips 4 so that attachment or detachment is possible.

キャリア板材1の粘着シート3に多数の半導体チップ4を粘着して配列したら、多数の半導体チップ4をエポキシ樹脂等のモールド樹脂5で被包して厚さ50μm以上2000μm以下の樹脂封止体6を形成(図2(c)参照)し、キャリア板材1と樹脂封止体6とを分離する。この際、樹脂封止体6は、溶融した封止シート、コンプレッション封止成形機、真空ラミネート装置等により形成される。また、キャリア板材1と樹脂封止体6とを分離する際、粘着シート3が強粘着性ではなく、弱粘着性なので、専用の剥離装置を用いることなく、キャリア板材1と樹脂封止体6とを容易に分離し、キャリア板材1を再利用することができる。   When a large number of semiconductor chips 4 are adhered and arranged on the pressure-sensitive adhesive sheet 3 of the carrier plate 1, a large number of semiconductor chips 4 are encapsulated with a mold resin 5 such as an epoxy resin, and a resin sealing body 6 having a thickness of 50 μm or more and 2000 μm or less. Is formed (see FIG. 2C), and the carrier plate 1 and the resin sealing body 6 are separated. At this time, the resin sealing body 6 is formed by a molten sealing sheet, a compression sealing molding machine, a vacuum laminating apparatus, or the like. Further, when separating the carrier plate 1 and the resin encapsulant 6, the pressure-sensitive adhesive sheet 3 is not strong adhesive but weak adhesive, so that the carrier plate 1 and resin encapsulant 6 are not used without using a dedicated peeling device. And the carrier plate 1 can be reused.

次いで、分離した樹脂封止体6の歪みを防ぐため、樹脂封止体の非粘着面である表面に樹脂封止体用支持体10の粘着領域12を粘着(図2(d)参照)し、樹脂封止体6のモールド樹脂5から露出した多数の半導体チップ4の端子面4a等をそれぞれ検査する。この際、樹脂封止体6の非粘着面の周縁部付近に複数の第一の粘着領域13が多数の粘着材14を介して粘着するので、樹脂封止体6の非粘着面にパネル板11が反ることなく適切に密着する。この適切な密着により、半導体チップ4の端子面4aにプローブ等を容易に接触させることができ、検査の簡素化や迅速化を図ることができる。   Next, in order to prevent distortion of the separated resin sealing body 6, the adhesive region 12 of the resin sealing body support 10 is adhered to the surface which is a non-adhesive surface of the resin sealing body (see FIG. 2D). Each of the terminal surfaces 4 a of the semiconductor chips 4 exposed from the mold resin 5 of the resin sealing body 6 is inspected. At this time, since the plurality of first adhesive regions 13 adhere to each other in the vicinity of the peripheral portion of the non-adhesive surface of the resin sealing body 6 through a large number of adhesive materials 14, the panel plate is attached to the non-adhesive surface of the resin sealing body 6. 11 adheres properly without warping. With this proper adhesion, a probe or the like can be easily brought into contact with the terminal surface 4a of the semiconductor chip 4, and the inspection can be simplified and speeded up.

半導体チップ4の検査が終了したら、樹脂封止体6のモールド樹脂5から露出した多数の半導体チップ4の端子面4aに薄膜の再配線層20をフォトレジスト等により形成してはんだボール21を搭載し、樹脂封止体6をダイシングして多数の半導体チップ4を個片化した(図2(e)参照)後、樹脂封止体用支持体10を分離すれば、薄い半導体パッケージ22を迅速に製造することができる(図2(f)参照)。再配線層20の形成方法としては、例えば露出している半導体チップ4上へ真空成膜法等の公知の方法を利用して金属シード層を形成した後、セミアディティブ法等の公知の方法により、再配線層20を形成する方法があげられる。   When the inspection of the semiconductor chip 4 is completed, a thin redistribution layer 20 is formed of a photoresist or the like on the terminal surfaces 4a of a large number of semiconductor chips 4 exposed from the mold resin 5 of the resin sealing body 6, and solder balls 21 are mounted. Then, after the resin sealing body 6 is diced to separate a large number of semiconductor chips 4 (see FIG. 2 (e)), if the resin sealing body support 10 is separated, the thin semiconductor package 22 can be quickly formed. (See FIG. 2 (f)). As a method for forming the rewiring layer 20, for example, a metal seed layer is formed on the exposed semiconductor chip 4 using a known method such as a vacuum film forming method, and then a known method such as a semi-additive method. A method of forming the rewiring layer 20 is enumerated.

樹脂封止体6のダイシングの際、半導体チップ4と共に樹脂封止体用支持体10をダイシングして個片化したい場合には、樹脂封止体用支持体10のパネル板11を予めポリイミド樹脂板等としておけば良い。これに対し、樹脂封止体用支持体10を個片化せずに後に再利用したい場合には、樹脂封止体用支持体10のパネル板11を予めガラス板や金属板としておけば良い。   When dicing the resin sealing body 6 and dicing the resin sealing body support 10 together with the semiconductor chip 4 into individual pieces, the panel plate 11 of the resin sealing body support 10 is preliminarily made of polyimide resin. It can be used as a board. On the other hand, when it is desired to reuse the support 10 for the resin sealing body without separating it into individual pieces, the panel plate 11 of the support 10 for the resin sealing body may be previously set as a glass plate or a metal plate. .

次に、FOPLP技術のチップファーストのフェースアップ方式で半導体パッケージ22を製造する場合には、先ず、キャリア板2の表面に弱粘着性の粘着シート3が積層粘着されたキャリア板材1を用意(図3(a)参照)し、このキャリア板材1の粘着シート3の表面XY方向に多数の半導体チップ4を所定の間隔をおき粘着して配列し、各半導体チップ4の端子面4aを粘着シート3とは反対側の上向き(図3(b)参照)とする。   Next, when the semiconductor package 22 is manufactured by the chip-first face-up method of the FOPLP technology, first, the carrier plate material 1 is prepared in which the weakly adhesive sheet 3 is laminated and adhered to the surface of the carrier plate 2 (see FIG. 3 (a)), a large number of semiconductor chips 4 are adhered and arranged at predetermined intervals in the surface XY direction of the pressure-sensitive adhesive sheet 3 of the carrier plate material 1, and the terminal surface 4 a of each semiconductor chip 4 is arranged on the pressure-sensitive adhesive sheet 3. It is assumed to face upward on the opposite side (see FIG. 3B).

こうしてキャリア板材1の粘着シート3に多数の半導体チップ4を粘着して配列したら、多数の半導体チップ4をエポキシ樹脂等のモールド樹脂5で被包して厚さ50μm以上2000μm以下の樹脂封止体6を形成(図3(c)参照)し、樹脂封止体6表面のモールド樹脂5を研削して多数の半導体チップ4の端子面4aを露出(図3(d)参照)させ、この露出した多数の半導体チップ4の端子面4a等をそれぞれ検査する。樹脂封止体6を研削する方法としては、特に限定されるものではないが、例えば高速回転する砥石を用いるグラインディング法等があげられる。   When a large number of semiconductor chips 4 are adhered and arranged on the pressure-sensitive adhesive sheet 3 of the carrier plate 1 in this way, a large number of semiconductor chips 4 are encapsulated with a mold resin 5 such as an epoxy resin, and a resin sealing body having a thickness of 50 μm or more and 2000 μm or less. 6 (see FIG. 3C), the mold resin 5 on the surface of the resin sealing body 6 is ground to expose the terminal surfaces 4a of a large number of semiconductor chips 4 (see FIG. 3D). The terminal surfaces 4a and the like of the large number of semiconductor chips 4 are inspected. A method for grinding the resin sealing body 6 is not particularly limited, and examples thereof include a grinding method using a grindstone that rotates at high speed.

次いで、キャリア板材1と樹脂封止体6とを分離し、分離した樹脂封止体6の歪みを防ぐため、樹脂封止体6の粘着面である裏面に樹脂封止体用支持体10の粘着領域12を粘着(図3(e)参照)する。この際、樹脂封止体6の粘着面の周縁部付近に複数の第一の粘着領域13が多数の粘着材14を介して粘着するので、樹脂封止体6の粘着面にパネル板11が反ることなく適切に密着する。   Subsequently, in order to isolate | separate the carrier board | plate material 1 and the resin sealing body 6, and prevent the distortion | strain of the isolate | separated resin sealing body 6, the back surface which is the adhesion surface of the resin sealing body 6 of the support body 10 for resin sealing bodies is carried out. The adhesive region 12 is adhered (see FIG. 3E). At this time, the plurality of first adhesive regions 13 adhere to each other in the vicinity of the peripheral portion of the adhesive surface of the resin sealing body 6 via a large number of adhesive materials 14, so that the panel plate 11 is attached to the adhesive surface of the resin sealing body 6. Adheres properly without warping.

こうして樹脂封止体6と樹脂封止体用支持体10の粘着領域12とを粘着したら、樹脂封止体6のモールド樹脂5から露出した多数の半導体チップ4の端子面4aに薄膜の再配線層20をフォトレジスト等により形成してはんだボール21を搭載し、樹脂封止体6をダイシングして多数の半導体チップ4を個片化(図3(f)参照)した後、樹脂封止体用支持体10を分離すれば、薄い半導体パッケージ22を迅速に製造することができる(図3(g)参照)。   When the resin sealing body 6 and the adhesive region 12 of the resin sealing body support 10 are adhered in this manner, thin film rewiring is performed on the terminal surfaces 4a of the many semiconductor chips 4 exposed from the mold resin 5 of the resin sealing body 6. The layer 20 is formed of a photoresist or the like, the solder balls 21 are mounted, the resin sealing body 6 is diced to separate a large number of semiconductor chips 4 (see FIG. 3F), and then the resin sealing body If the supporting body 10 is separated, the thin semiconductor package 22 can be quickly manufactured (see FIG. 3G).

樹脂封止体6のダイシングの際、半導体チップ4と共に樹脂封止体用支持体10を個片化したい場合には、樹脂封止体用支持体10のパネル板11を予めポリイミド樹脂板等としておけば良い。これに対し、樹脂封止体用支持体10をダイシングせずに後に再利用したい場合には、樹脂封止体用支持体10のパネル板11を予めガラス板や金属板としておけば良い。   When dicing the resin sealing body 6, when it is desired to separate the resin sealing body support 10 together with the semiconductor chip 4, the panel plate 11 of the resin sealing body support 10 is preliminarily used as a polyimide resin plate or the like. It ’s fine. On the other hand, when it is desired to reuse the resin-encapsulated support 10 without dicing, the panel plate 11 of the resin-encapsulated support 10 may be placed in advance as a glass plate or a metal plate.

上記によれば、キャリア板2の粘着シート3と樹脂封止体用支持体10の粘着領域12とがそれぞれ着脱自在なので、キャリア板2や樹脂封止体用支持体10を分離する際、レーザ光等のエネルギを照射して分離する必要がない。したがって、エネルギ放射のための高価な放射装置を省略し、製造設備を削減することができる。また、キャリア板材1を再利用することができるので、ランニングコストの低減を図ることができる。また、樹脂封止体用支持体10についても、材質の選定により、再利用することができるので、ランニングコストの低減を図ることができる。   According to the above, since the pressure-sensitive adhesive sheet 3 of the carrier plate 2 and the pressure-sensitive adhesive region 12 of the resin-encapsulated support 10 are detachable, when separating the carrier plate 2 and the resin-encapsulated support 10, the laser There is no need to irradiate energy such as light. Therefore, an expensive radiating device for energy radiation can be omitted, and the manufacturing equipment can be reduced. Further, since the carrier plate 1 can be reused, the running cost can be reduced. Further, since the resin-encapsulated support 10 can be reused by selecting the material, the running cost can be reduced.

また、樹脂封止体6の周縁部付近に複数の第一の粘着領域13が多数の粘着材14を介して強く粘着するので、例え樹脂封止体6が収縮しても、パネル板11の周縁部等が弓なりに反り、歩留まりの低下を招くおそれを排除することができる。さらに、パネル板11が300mm角以上700mm角以下の大きさなので、従来の2倍〜4倍の半導体パッケージ22を一括して製造することが可能となる。   In addition, since the plurality of first adhesive regions 13 are strongly adhered to each other in the vicinity of the peripheral edge of the resin sealing body 6 via a large number of adhesive materials 14, even if the resin sealing body 6 contracts, the panel plate 11 It is possible to eliminate the possibility that the peripheral edge or the like warps like a bow and causes a decrease in yield. Further, since the panel plate 11 has a size of not less than 300 mm square and not more than 700 mm square, it is possible to manufacture the semiconductor package 22 twice to four times as large as the conventional one.

次に、図4は本発明の第2の実施形態を示すもので、この場合には、必要に応じ、粘着領域12の粘着材14・14Aの形を変更したり、第一、第二の粘着領域13・13Aの形をそれぞれ変更するようにしている。   Next, FIG. 4 shows a second embodiment of the present invention. In this case, the shape of the adhesive materials 14 and 14A of the adhesive region 12 can be changed as needed, or the first and second The shape of the adhesive regions 13 and 13A is changed.

具体的には、図4(a)の場合には、複数の第一の粘着領域13内に多数の粘着材14が所定の間隔をおき印刷して配列され、隣接する粘着材14と粘着材14との間に、第一の粘着領域13の粘着面積を拡大するため、狭いピッチが形成されており、各粘着材14が厚さ10μm程度の小さい円形に印刷される。また、第二の粘着領域13A内に複数の粘着材14Aが所定の間隔をおき印刷して配列され、隣接する粘着材14Aと粘着材14Aとの間に、広いピッチが形成されており、各粘着材14Aが厚さ10μm程度の大きな円に印刷される。   Specifically, in the case of FIG. 4A, a large number of adhesive materials 14 are printed and arranged at predetermined intervals in the plurality of first adhesive regions 13, and the adjacent adhesive materials 14 and adhesive materials are arranged. In order to increase the adhesive area of the first adhesive region 13, a narrow pitch is formed, and each adhesive material 14 is printed in a small circle having a thickness of about 10 μm. In addition, a plurality of adhesive materials 14A are printed and arranged at predetermined intervals in the second adhesive region 13A, and a wide pitch is formed between the adjacent adhesive materials 14A and 14A. The adhesive material 14A is printed on a large circle having a thickness of about 10 μm.

図4(b)の場合には、第一の粘着領域13が単一の平面略枠形に形成されてその中央部の中空が平面略楕円形を区画し、第二の粘着領域13Aが平面楕円形に形成されて第一の粘着領域13に包囲される。
図4(c)の場合には、第一の粘着領域13が単一の平面略枠形に形成されてその中央部の中空が平面略矩形(長方形)を区画し、第二の粘着領域13Aが平面矩形(長方形)に形成されて第一の粘着領域13に包囲される。その他の部分については、上記実施形態と同様であるので説明を省略する。
In the case of FIG. 4B, the first adhesive region 13 is formed in a single plane substantially frame shape, the hollow at the center thereof defines a plane substantially elliptical shape, and the second adhesive region 13A is a plane. It is formed in an oval shape and is surrounded by the first adhesive region 13.
In the case of FIG.4 (c), the 1st adhesion area | region 13 is formed in the single plane substantially frame shape, and the hollow of the center part divides plane planar rectangle (rectangle), and the 2nd adhesion area | region 13A. Is formed in a plane rectangle (rectangle) and is surrounded by the first adhesive region 13. The other parts are the same as those in the above embodiment, and the description thereof is omitted.

本実施形態においても上記実施形態と同様の作用効果が期待でき、しかも、第一、第二の粘着領域13・13Aや粘着材14・14Aの形状の多様化を図ることができるのは明らかである。   In this embodiment, the same effects as those of the above embodiment can be expected, and it is obvious that the shapes of the first and second adhesive regions 13 and 13A and the adhesive materials 14 and 14A can be diversified. is there.

なお、上記実施形態ではパネル板11の表面に粘着領域12を印刷したが、パネル板11の表裏面に粘着領域12をそれぞれ印刷しても良い。また、パネル板11は、透明、不透明、半透明を特に問うものではない。また、上記実施形態では粘着材14・14Aをスクリーン印刷したが、何らこれに限定されるものではなく、ディスペンサー塗工やグラビア印刷等しても良い。粘着材14・14Aは、必要に応じ、材質、長さ、形状、幅を自由に変更しても良い。   In the above embodiment, the adhesive region 12 is printed on the front surface of the panel board 11, but the adhesive region 12 may be printed on the front and back surfaces of the panel plate 11. Moreover, the panel board 11 does not specifically ask transparency, opaqueness, and translucency. In the above embodiment, the adhesive materials 14 and 14A are screen-printed. However, the present invention is not limited to this, and dispenser coating or gravure printing may be performed. The material, length, shape, and width of the adhesive materials 14 and 14A may be freely changed as necessary.

また、上記実施形態では樹脂封止体6表面のモールド樹脂5を研削して多数の半導体チップ4の端子面4aを露出させた後、キャリア板材1と樹脂封止体6とを分離し、樹脂封止体6に樹脂封止体用支持体10を粘着したが、何らこれに限定されるものではない。例えば、キャリア板材1と樹脂封止体6とを分離し、樹脂封止体6の裏面に樹脂封止体用支持体10の粘着領域12を粘着した後、樹脂封止体6表面のモールド樹脂5を研削して多数の半導体チップ4の端子面4aを露出させても良い。   Moreover, in the said embodiment, after grind | polishing the mold resin 5 of the resin sealing body 6 surface and exposing the terminal surface 4a of many semiconductor chips 4, the carrier board material 1 and the resin sealing body 6 are isolate | separated, resin Although the support 10 for resin sealing bodies was adhere | attached on the sealing body 6, it is not limited to this at all. For example, after separating the carrier plate material 1 and the resin sealing body 6 and sticking the adhesive region 12 of the resin sealing body support 10 to the back surface of the resin sealing body 6, the mold resin on the surface of the resin sealing body 6 5 may be ground to expose the terminal surfaces 4a of a large number of semiconductor chips 4.

本発明に係る樹脂封止体用支持体及びこれを用いた半導体パッケージの製造方法は、半導体の製造分野で使用される。   The support for a resin sealing body and the method for manufacturing a semiconductor package using the same according to the present invention are used in the field of semiconductor manufacturing.

1 キャリア板材
2 キャリア板
3 粘着シート
4 半導体チップ
4a 端子面
5 モールド樹脂(樹脂組成物)
6 樹脂封止体
10 樹脂封止体用支持体
11 パネル板(板材)
12 粘着領域
13 第一の粘着領域
13A 第二の粘着領域
14 粘着材
14A 粘着材
20 再配線層
21 はんだボール
22 半導体パッケージ
DESCRIPTION OF SYMBOLS 1 Carrier board material 2 Carrier board 3 Adhesive sheet 4 Semiconductor chip 4a Terminal surface 5 Mold resin (resin composition)
6 Resin Encapsulant 10 Resin Encapsulant Support 11 Panel Board (Plate Material)
12 Adhesive Area 13 First Adhesive Area 13A Second Adhesive Area 14 Adhesive Material 14A Adhesive Material 20 Rewiring Layer 21 Solder Ball 22 Semiconductor Package

Claims (7)

樹脂封止体を支持する板材と、この板材に形成されて樹脂封止体に着脱自在に粘着する粘着領域とを備え、−50℃以上300℃以下の温度範囲で使用可能な樹脂封止体用支持体であって、
粘着領域が、板材の樹脂封止体に対向可能な対向面の少なくとも周縁部に形成される第一の粘着領域と、この第一の粘着領域の形成領域以外に形成される第二の粘着領域とに分割され、第一の粘着領域の粘着力が第二の粘着領域の粘着力よりも強いことを特徴とする樹脂封止体用支持体。
A resin sealing body comprising a plate material that supports the resin sealing body, and an adhesive region that is formed on the plate material and is detachably adhered to the resin sealing body, and can be used in a temperature range of -50 ° C to 300 ° C. A support for
A first adhesive region formed on at least the peripheral portion of the opposing surface capable of facing the resin sealing body of the plate material, and a second adhesive region formed other than the region where the first adhesive region is formed A support for a resin-encapsulated body, wherein the adhesive force of the first adhesive region is stronger than the adhesive force of the second adhesive region.
樹脂封止体が、所定の間隔で並んだ複数の半導体チップを樹脂組成物で被包した300mm角以上500mm角以下の大きさの封止体であり、
板材が、300mm角以上700mm角以下の大きさを有するパネル板である請求項1記載の樹脂封止体用支持体。
The resin sealing body is a sealing body having a size of 300 mm square or more and 500 mm square or less, in which a plurality of semiconductor chips arranged at predetermined intervals are encapsulated with a resin composition,
The support for a resin-sealed body according to claim 1, wherein the plate material is a panel plate having a size of 300 mm square to 700 mm square.
第一の粘着領域に多数の粘着材が所定の間隔をおいて配列されるとともに、第二の粘着領域に複数の粘着材が所定の間隔をおいて配列され、これら第一、第二の粘着領域の少なくともいずれか一方の粘着材がシリコーン系の粘着材である請求項1又は2記載の樹脂封止体用支持体。   A number of adhesive materials are arranged at predetermined intervals in the first adhesive region, and a plurality of adhesive materials are arranged at predetermined intervals in the second adhesive region. The support for a resin-encapsulated body according to claim 1 or 2, wherein at least one of the adhesive materials in the region is a silicone-based adhesive material. 粘着領域の第一の粘着領域が、板材の対向面の四隅部付近にそれぞれ平面略多角形に形成され、第二の粘着領域が、板材の対向面の四隅部付近以外に形成される請求項1、2、又は3記載の樹脂封止体用支持体。   The first adhesive region of the adhesive region is formed in a plane substantially polygonal shape near each of the four corners of the opposing surface of the plate material, and the second adhesive region is formed other than near the four corner portions of the opposing surface of the plate material. The support body for resin sealing bodies of 1, 2, or 3. 大型パネルで大量の半導体パッケージを一括組み立てする半導体パッケージの製造方法であって、
大型パネルを請求項1ないし4のいずれかに記載した樹脂封止体用支持体とすることを特徴とする半導体パッケージの製造方法。
A method of manufacturing a semiconductor package in which a large number of semiconductor packages are assembled together with a large panel,
A method for producing a semiconductor package, characterized in that the large-sized panel is the support for a resin sealing body according to any one of claims 1 to 4.
キャリア板材に複数の半導体チップを所定の間隔をおき粘着して配列するとともに、各半導体チップの端子面を下向きとし、複数の半導体チップを樹脂組成物で被包して樹脂封止体を形成し、キャリア板材と樹脂封止体とを分離して樹脂封止体の非粘着面に樹脂封止体用支持体の粘着領域を粘着した後、樹脂封止体の樹脂組成物から露出した複数の半導体チップの端子面に再配線層を形成してはんだボールを搭載する請求項5記載の半導体パッケージの製造方法。   A plurality of semiconductor chips are adhered and arranged on the carrier plate at a predetermined interval, and a terminal surface of each semiconductor chip is faced downward, and a plurality of semiconductor chips are encapsulated with a resin composition to form a resin sealing body. Then, after separating the carrier plate material and the resin sealing body and sticking the adhesive region of the support for the resin sealing body to the non-adhesive surface of the resin sealing body, a plurality of the resin sealing body exposed from the resin composition 6. The method of manufacturing a semiconductor package according to claim 5, wherein a solder ball is mounted by forming a rewiring layer on the terminal surface of the semiconductor chip. キャリア板材に複数の半導体チップを所定の間隔をおき粘着して配列するとともに、各半導体チップの端子面を上向きとし、複数の半導体チップを樹脂組成物で被包して樹脂封止体を形成し、この樹脂封止体の樹脂組成物を研削して複数の半導体チップの端子面を露出させ、キャリア板材と樹脂封止体とを分離して樹脂封止体の粘着面に樹脂封止体用支持体の粘着領域を粘着した後、樹脂封止体の樹脂組成物から露出した複数の半導体チップの端子面に再配線層を形成してはんだボールを搭載する請求項5記載の半導体パッケージの製造方法。   A plurality of semiconductor chips are adhered and arranged on a carrier plate with a predetermined interval, and a terminal surface of each semiconductor chip is faced upward, and a plurality of semiconductor chips are encapsulated with a resin composition to form a resin sealing body. The resin composition of this resin encapsulant is ground to expose the terminal surfaces of a plurality of semiconductor chips, and the carrier plate material and the resin encapsulant are separated to form an adhesive surface on the resin encapsulant for the resin encapsulant. The semiconductor package manufacturing method according to claim 5, wherein after adhering the adhesive region of the support, a rewiring layer is formed on the terminal surfaces of the plurality of semiconductor chips exposed from the resin composition of the resin sealing body, and solder balls are mounted. Method.
JP2018069273A 2018-03-30 2018-03-30 Support body for resin sealing body and manufacturing method of semiconductor package using the same Pending JP2019179882A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2018069273A JP2019179882A (en) 2018-03-30 2018-03-30 Support body for resin sealing body and manufacturing method of semiconductor package using the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2018069273A JP2019179882A (en) 2018-03-30 2018-03-30 Support body for resin sealing body and manufacturing method of semiconductor package using the same

Publications (1)

Publication Number Publication Date
JP2019179882A true JP2019179882A (en) 2019-10-17

Family

ID=68278986

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018069273A Pending JP2019179882A (en) 2018-03-30 2018-03-30 Support body for resin sealing body and manufacturing method of semiconductor package using the same

Country Status (1)

Country Link
JP (1) JP2019179882A (en)

Similar Documents

Publication Publication Date Title
US9269873B2 (en) Semiconductor light emitting device and method for manufacturing same
JP5995695B2 (en) Manufacturing method of LED device
JP4757398B2 (en) Manufacturing method of semiconductor device
JP5064278B2 (en) Resin sheet for optical semiconductor element sealing and optical semiconductor device
TWI303870B (en) Structure and mtehod for packaging a chip
US20090298219A1 (en) Method for Manufacturing Solid-State Image Pickup Device Module
JP2006190975A (en) Sealant filling structure of wafer-level package, and manufacturing method thereof
JP2005064499A (en) Method of manufacturing semiconductor device
JP7317187B2 (en) Semiconductor device manufacturing method
KR100781100B1 (en) Semiconductor device and manufacturing method therefor
WO2014002535A1 (en) Semiconductor device manufacturing method
US20070190688A1 (en) Method for manufacturing semiconductor device with protection layer
JP2008130706A (en) Method of manufacturing semiconductor device
JP2012164902A (en) Method of manufacturing semiconductor light-emitting device
US20100144096A1 (en) Method of manufacturing semiconductor device in which bottom surface and side surface of semiconductor substrate are covered with resin protective film
JP2012199342A (en) Method for manufacturing resin-molded substrate, and resin-molded substrate
JP2002353347A (en) Semiconductor device and method of manufacturing same
US20090025882A1 (en) Die molding for flip chip molded matrix array package using uv curable tape
JP2019179882A (en) Support body for resin sealing body and manufacturing method of semiconductor package using the same
KR102485002B1 (en) Heat-dissipating semiconductor package and method for manufacturing the same
WO2023276731A1 (en) Protection film-provided chip manufacturing method
JP7226669B2 (en) Semiconductor device manufacturing method
TW201025434A (en) Method for manufacturing dies formed with a dielectric layer
JP7114176B2 (en) Processing method of resin package substrate
JP2023005208A (en) Method for manufacturing chip with protective film